US20150047784A1 - Method for applying a temporary bonding layer - Google Patents

Method for applying a temporary bonding layer Download PDF

Info

Publication number
US20150047784A1
US20150047784A1 US14/388,107 US201314388107A US2015047784A1 US 20150047784 A1 US20150047784 A1 US 20150047784A1 US 201314388107 A US201314388107 A US 201314388107A US 2015047784 A1 US2015047784 A1 US 2015047784A1
Authority
US
United States
Prior art keywords
temporary bonding
bonding layer
temporary
wafer
takes place
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/388,107
Inventor
Jurgen Burggraf
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EV Group E Thallner GmbH
Original Assignee
EV Group E Thallner GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by EV Group E Thallner GmbH filed Critical EV Group E Thallner GmbH
Assigned to EV GROUP E. THALLNER GMBH reassignment EV GROUP E. THALLNER GMBH ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BURGGRAF, JURGEN
Publication of US20150047784A1 publication Critical patent/US20150047784A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/673Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere using specially adapted carriers or holders; Fixing the workpieces on such carriers or holders
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/40Oxides
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/40Oxides
    • C23C16/401Oxides containing silicon
    • C23C16/402Silicon dioxide
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/01Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes on temporary substrates, e.g. substrates subsequently removed by etching
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/56After-treatment
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/48After-treatment of electroplated surfaces
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68318Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/6834Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68381Details of chemical or physical process used for separating the auxiliary support from a device or wafer

Definitions

  • This invention relates to a method for applying a temporary bonding layer to a carrier wafer for temporary bonding with a product wafer by fusion bonding or anodic bonding.
  • a hitherto unsolved problem is the temporary fixing of a wafer onto a carrier wafer for high temperature applications.
  • materials are used which at least largely lose their adhesion force above a certain temperature.
  • the object of this invention is therefore to devise a method for applying a temporary bonding layer to a carrier wafer for temporary joining to a product wafer which can be used for higher temperatures than known to date.
  • the invention is based on the concept of using a material (or a combination of materials) which is suitable for fusion bonding or for anodic bonding for the application of a temporary bonding layer and ensuring the property as a temporary bonding layer by a modification of the temporary bonding layer during or after application taking place, such that a connection produced by a fusion bond or anodic bond to a product wafer can be broken again with corresponding, especially radical detachment means.
  • the aforementioned measure allows the use of carriers at much higher temperatures than in the past so that treatment of the product wafer at much higher temperatures than in the prior art is possible.
  • temperature range accessible with carrier technology for bonding/debonding technologies is thus greatly expanded.
  • it is possible to carry out process steps between the application of the temporary bonding layer and the detachment which in the past could only be carried out in substrates joined by permanent bonds.
  • the present invention is based on depositing a temporary bonding layer, in particular a layer comprised preferably solely of SiO 2 , onto a carrier wafer, especially a Si layer.
  • deposition methods can be PVD and/or CVD processes and/or sol-gel processes and/or electrochemical deposition and/or wet chemical deposition.
  • the temporary bonding layer is modified by a structuring of the layer or by changing the microstructure of the temporary bonding layer.
  • the later detachment of the temporary bonding layer from the product substrate and the later detachment of the product substrate from the carrier substrate is enabled by the modification.
  • the modification takes place by surface treatment, especially by structuring and/or by changing the microstructure of the temporary bonding layer.
  • the surface treatment takes place such that channels which penetrate the temporary bonding layer parallel to the carrier wafer are formed.
  • the temporary bonding layer can be dissolved with solvents as detachment agents, which solvents act chemically, preferably selectively on the temporary bonding layer.
  • porosity of the temporary bonding layer is provided for modification of the temporary bonding layer when the temporary bonding layer is applied by means of CVD methods and that gases are enclosed in the pores of the temporary bonding layer by exposure to a gas during the CVD process. The properties of the enclosed gases can then be used for breaking the connection.
  • the porosity in conjunction with the disclosed channels, can also facilitate and support the access of the detachment agents, mainly when it involves open porosity. Therefore a combination of porous material and channels is contemplate according to the invention.
  • the gases can be all types of monoatomic, biatomic or polyatomic gases, preferably in any case helium, argon, neon, hydrogen, oxygen, nitrogen, carbon dioxide, carbon monoxide, water vapor, HCL, sulfuric acid, hydrofluoric acid, nitric acid, phosphoric acid and all organic acids.
  • a glass carrier wafer and a silicon temporary bonding layer or a silicon carrier wafer and a glass temporary bonding layer are used.
  • Anodic bonding takes place preferably in a temperature range between 0° C. and 800° C., preferably between 100° C. and 700° C., more preferably between 200° C. and 600° C., most preferably between 300° C. and 500° C.
  • the absolute amount of the voltage between the anode and cathode in anodic bonding is in the range between 0 V and 1000 V, preferably between 100 V and 900 V, more preferably between 200 V and 800 V, most preferably between 300 V and 700 V, most preferably of all between 400 V and 600 V.
  • the bond force is between 0 N and 100000 N, preferably between 0 N and 10000 N, more preferably between 0 N and 1000 N, most preferably between 0 N and 100 N.
  • a temporary bonding layer of SiO 2 and a carrier wafer of silicon bonding takes place even at room temperature without the action of a force.
  • the covalent bonding which arises between the Si surface of the carrier wafer and the SiO 2 surface of the temporary bonding layer can be improved by a corresponding surface treatment before bonding. Plasma treatment, wetting with DI (deionized) water or chemical cleaning would be conceivable for surface modification.
  • FIGS. 1 a to 1 f show six method steps according to a first embodiment of the claimed method
  • FIGS. 2 a to 2 f show six method steps according to a second embodiment of the claimed invention
  • FIG. 3 schematically illustrates a third embodiment of the method.
  • a carrier wafer 1 is first coated with a temporary bonding layer 2 .
  • the temporary bonding layer 2 is preferably SiO 2 .
  • the coating can take place by all known coating methods. Preferably, the coating takes place by PVD, CVD or electrochemical deposition.
  • the thickness of the temporary bonding layer 2 depends on different parameters, but is between 1 nm and 1 mm.
  • the thickness of the temporary bonding layer 2 is between 1 nm and 1 mm, preferably between 10 nm and 100 ⁇ m, more preferably between 100 nm and 10 ⁇ m, most preferably between 1 ⁇ m and 5 ⁇ m.
  • the temporary bonding layer 2 is structured by methods which are known to one skilled in the art in the field.
  • FIG. 1 c shows by way of example a structured temporary bonding layer 2 with channels 3 .
  • These channels 3 can be produced, for example, by known mask techniques, lithography, masking and later etching with acids and/or bases and/or by correspondingly suitable chemicals.
  • Shadow masks mask those regions on which the material is not to settle during the deposition process.
  • Use of shadow masks saves subsequent masking and etching of the temporary bonding layer 2 which has been applied over the entire surface.
  • Etching takes place with hydrofluoric acid (hydrogen fluoride, HF) in the liquid and/or vapor state. Admission through the channels 3 and/or through the existing pores takes place especially rapidly in the vapor phase.
  • hydrofluoric acid hydrogen fluoride, HF
  • acids which can be used include sulfuric acid, hydrochloric acid, nitric acid, phosphoric acid, and all organic acids.
  • Basic substances for example KOH, TMAH (tetramethylammonium hydroxide) and/or EDP (ethylene diamine pyrocatechol) are also used as etching media.
  • TMAH tetramethylammonium hydroxide
  • EDP ethylene diamine pyrocatechol
  • the etching rate of the SiO 2 when attacked by a 44% KOH solution at roughly 85° C. is roughly 14 Angstrom/min.
  • the etching rate of the SiO 2 when attacked by a 25% TMAH solution at roughly 80° C. is roughly 2 Angstrom/min.
  • the etching rate of the SiO 2 when attacked by an EDP solution at roughly 115° C. is roughly 2 Angstrom/min.
  • the solution used has a concentration greater than 20%, preferably greater than 40%, more preferably greater than 60%, most preferably greater than 80%, most preferably of all greater than 99%.
  • the etching temperature used as claimed in the invention is greater than 25° C., preferably greater than 50° C., more preferably greater than 100° C., most preferably greater than 200° C., most preferably of all greater than 400° C.
  • the surface 4 o of a product wafer 4 can now be bonded to the surface 2 o of the temporary bonding layer 2 .
  • the bond here takes place between the temporary bonding layer 2 which is designed for high temperature, preferably SiO 2 , and the surface 4 o of the product wafer 4 .
  • Fusion bonding technologies and anodic bonding technologies are known to one skilled in the art in the field. The fusion bond or the anodic bond is so strong that the back 4 u must be processed. For example, back-thinning of the product wafer 4 is named.
  • the fusion bond in the ideal case takes place at room temperature without the action of a force, i.e., solely by simple contact of the surface of the temporary bonding layer 2 with the surface of the carrier wafer 1 .
  • the anodic bond generally takes place in conjunction with application of a force and higher temperatures.
  • the product wafer 4 can again be detached from the temporary bonding layer 2 by a chemical 6 penetrating through the channels 3 and dissolving the temporary bonding layer 2 or at least weakening the interface between the surface 4 o of the product wafer 4 and the surface 2 o of the temporary bonding layer 2 ( FIGS. 1 d to 1 f ).
  • the channels 3 are used predominantly for better admission of the chemical to the temporary bonding layer 2 .
  • the chemical dissolves the temporary bonding layer 2 and allows the separation of the product wafer 4 from the carrier wafer 1 .
  • the carrier wafer 1 can be re-used. If residues of the temporary bonding layer 2 should be found on the carrier wafer 1 , the carrier wafer 1 can be cleaned as claimed in the invention.
  • the temporary bonding layer 2 ′ is applied to the carrier wafer 1 by a coating process, preferably a CVD coating process.
  • a CVD coating process When a CVD coating process is used, the deposited layer already has a correspondingly high porosity. If other coating processes are used, a corresponding porosity must be produced by known processes. Various gases can be introduced into this porosity or are already enclosed in the coating process.
  • the product wafer 4 is welded to the temporary bonding layer 2 ′ by a fusion bonding process.
  • the product wafer 3 can be processed accordingly on its back.
  • the gases in the temporary bonding layer 2 ′ expand by heating above a critical temperature Tk.
  • This expansion of the volume leads to an at least predominant breaking-open of the temporary bonding layer 2 ′ and/or to a weakening of the interface between the surface 2 o ′ of the temporary bonding layer 2 ′ and the surface 4 o of the product substrate 4 and to the possibility of removing the product wafer 4 from the carrier wafer 1 , more exactly from the temporary bonding layer 2 ′.
  • the outgassing must not lead to complete delamination of the interface. It is sufficient if the outgassing process leads to a weakening of the interface (temporary bonding layer 2 ′) and the two wafers 1 , 4 are separated from one another by a later, mechanical separation process ( FIGS. 2 d to 2 f ). Accordingly the critical temperature Tk can very probably also lie in the temperature interval in which the product wafer 4 is being processed so that the outgassing takes place during the processing of the product wafer 4 .
  • surfaces R ox (where X is 1, 2 and 3) of different regions R x (where X is 1, 2 and 3) of a temporary bonding layer 2 ′′, which has been applied over the entire surface, preferably a SiO 2 layer, are exposed to different physical and/or chemical processes so that the subsequent fusion bonding process leads to bond forces of different strength in the individual regions R x .
  • Such processes may be, by way of example and not limitation: plasma processes, coating processes, processes for changing the surface roughness.
  • the product substrate 4 is bonded to a carrier wafer 1 by an anodic bonding method.
  • the formation of the siloxane compound Si—O—Si leads to a welding of the product substrate 4 to the carrier substrate 1 via the temporary bonding layer 2 .
  • the carrier substrate 1 is a glass carrier substrate 1 and the temporary bonding layer 2 , 2 ′, 2 ′′ consists at least predominantly, preferably completely, of silicon.
  • the carrier substrate 1 is a silicon substrate 1 and the temporary bonding layer 2 , 2 ′, 2 ′′ consists at least predominantly, preferably completely, of glass.
  • the temporary bonding layer 2 , 2 ′, 2 ′′ can be pretreated in the same manner as the SiO 2 layer from the other embodiments as claimed in the invention.

Abstract

A method for applying a temporary bonding layer to a carrier wafer for temporary joining to a product wafer by fusion bonding or anodic bonding, said method comprising:
    • applying a temporary bonding layer which is suitable for fusion bonding or anodic bonding to the carrier wafer and
    • modifying the temporary bonding layer during and/or after application such that the temporary connection of the temporary bonding layer can be broken.

Description

    FIELD OF THE INVENTION
  • This invention relates to a method for applying a temporary bonding layer to a carrier wafer for temporary bonding with a product wafer by fusion bonding or anodic bonding.
  • BACKGROUND OF THE INVENTION
  • In the semiconductor industry, it is necessary to develop carrier technologies in order to be able to fix, transport and process product wafers. A hitherto unsolved problem is the temporary fixing of a wafer onto a carrier wafer for high temperature applications. In the known temporary bonding technologies, materials are used which at least largely lose their adhesion force above a certain temperature. The object of this invention is therefore to devise a method for applying a temporary bonding layer to a carrier wafer for temporary joining to a product wafer which can be used for higher temperatures than known to date.
  • This object is achieved with the features of Claim 1. Advantageous developments of the invention are given in the dependent claims. All combinations of at least two of the features given in the specification, the claims and/or in the figures fall within the scope of the invention. For given values ranges, values which lie within the indicated limits should be considered disclosed as boundary values and able to be claimed in any combination.
  • The invention is based on the concept of using a material (or a combination of materials) which is suitable for fusion bonding or for anodic bonding for the application of a temporary bonding layer and ensuring the property as a temporary bonding layer by a modification of the temporary bonding layer during or after application taking place, such that a connection produced by a fusion bond or anodic bond to a product wafer can be broken again with corresponding, especially radical detachment means. The aforementioned measure allows the use of carriers at much higher temperatures than in the past so that treatment of the product wafer at much higher temperatures than in the prior art is possible. As a result, temperature range accessible with carrier technology for bonding/debonding technologies is thus greatly expanded. Thus, it is possible to carry out process steps between the application of the temporary bonding layer and the detachment which in the past could only be carried out in substrates joined by permanent bonds.
  • The present invention is based on depositing a temporary bonding layer, in particular a layer comprised preferably solely of SiO2, onto a carrier wafer, especially a Si layer. According to the invention, deposition methods can be PVD and/or CVD processes and/or sol-gel processes and/or electrochemical deposition and/or wet chemical deposition. The temporary bonding layer is modified by a structuring of the layer or by changing the microstructure of the temporary bonding layer. The later detachment of the temporary bonding layer from the product substrate and the later detachment of the product substrate from the carrier substrate is enabled by the modification.
  • According to one embodiment of the invention, the modification takes place by surface treatment, especially by structuring and/or by changing the microstructure of the temporary bonding layer.
  • Preferably, the surface treatment takes place such that channels which penetrate the temporary bonding layer parallel to the carrier wafer are formed. In this way, the temporary bonding layer can be dissolved with solvents as detachment agents, which solvents act chemically, preferably selectively on the temporary bonding layer.
  • In another advantageous embodiment of the invention, porosity of the temporary bonding layer is provided for modification of the temporary bonding layer when the temporary bonding layer is applied by means of CVD methods and that gases are enclosed in the pores of the temporary bonding layer by exposure to a gas during the CVD process. The properties of the enclosed gases can then be used for breaking the connection. The porosity, in conjunction with the disclosed channels, can also facilitate and support the access of the detachment agents, mainly when it involves open porosity. Therefore a combination of porous material and channels is contemplate according to the invention.
  • According to the invention, the gases, can be all types of monoatomic, biatomic or polyatomic gases, preferably in any case helium, argon, neon, hydrogen, oxygen, nitrogen, carbon dioxide, carbon monoxide, water vapor, HCL, sulfuric acid, hydrofluoric acid, nitric acid, phosphoric acid and all organic acids.
  • In another embodiment, a glass carrier wafer and a silicon temporary bonding layer or a silicon carrier wafer and a glass temporary bonding layer are used. Anodic bonding takes place preferably in a temperature range between 0° C. and 800° C., preferably between 100° C. and 700° C., more preferably between 200° C. and 600° C., most preferably between 300° C. and 500° C. The absolute amount of the voltage between the anode and cathode in anodic bonding is in the range between 0 V and 1000 V, preferably between 100 V and 900 V, more preferably between 200 V and 800 V, most preferably between 300 V and 700 V, most preferably of all between 400 V and 600 V.
  • As further method steps in the invention, there are the following:
      • after application and modification, temporary bonding to the product substrate with bond force Fb and/or
      • after temporary bonding, processing of the product substrate and during and/or after the processing, weakening of the interface between the temporary bonding layer and product substrate or glass substrate and product substrate for detachment of the product substrate.
  • The bond force is between 0 N and 100000 N, preferably between 0 N and 10000 N, more preferably between 0 N and 1000 N, most preferably between 0 N and 100 N.
  • In the most preferred embodiment of a temporary bonding layer of SiO2 and a carrier wafer of silicon, bonding takes place even at room temperature without the action of a force. The covalent bonding which arises between the Si surface of the carrier wafer and the SiO2 surface of the temporary bonding layer can be improved by a corresponding surface treatment before bonding. Plasma treatment, wetting with DI (deionized) water or chemical cleaning would be conceivable for surface modification.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Other advantages, features and details of the invention will become apparent from the following description of preferred exemplary embodiments using the drawings.
  • FIGS. 1 a to 1 f show six method steps according to a first embodiment of the claimed method;
  • FIGS. 2 a to 2 f show six method steps according to a second embodiment of the claimed invention;
  • FIG. 3 schematically illustrates a third embodiment of the method.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • In the figures, advantages and features of the invention are labeled with reference numbers which identify them according to embodiments of the invention, and components and features with the same function and/or a function with the same action can be labeled with identical reference numbers.
  • In the first embodiment of the invention, a carrier wafer 1 is first coated with a temporary bonding layer 2. The temporary bonding layer 2 is preferably SiO2. The coating can take place by all known coating methods. Preferably, the coating takes place by PVD, CVD or electrochemical deposition. The thickness of the temporary bonding layer 2 depends on different parameters, but is between 1 nm and 1 mm. The thickness of the temporary bonding layer 2 is between 1 nm and 1 mm, preferably between 10 nm and 100 μm, more preferably between 100 nm and 10 μm, most preferably between 1 μm and 5 μm. The temporary bonding layer 2 is structured by methods which are known to one skilled in the art in the field.
  • FIG. 1 c shows by way of example a structured temporary bonding layer 2 with channels 3. These channels 3 can be produced, for example, by known mask techniques, lithography, masking and later etching with acids and/or bases and/or by correspondingly suitable chemicals.
  • Direct production of the structured temporary bonding layer 2 by means of shadow masks during the deposition process is also contemplated in the invention. In this respect, the shadow masks mask those regions on which the material is not to settle during the deposition process. Use of shadow masks saves subsequent masking and etching of the temporary bonding layer 2 which has been applied over the entire surface.
  • Etching takes place with hydrofluoric acid (hydrogen fluoride, HF) in the liquid and/or vapor state. Admission through the channels 3 and/or through the existing pores takes place especially rapidly in the vapor phase.
  • Other acids which can be used include sulfuric acid, hydrochloric acid, nitric acid, phosphoric acid, and all organic acids.
  • Alternatively the use of a known mixture of several chemicals, for example aqua regia, piranha (H2SO4+H2O2), and a mixture of hydrofluoric acid and nitric acid is also contemplated.
  • Basic substances, for example KOH, TMAH (tetramethylammonium hydroxide) and/or EDP (ethylene diamine pyrocatechol) are also used as etching media.
  • The etching rate of the SiO2 when attacked by a 44% KOH solution at roughly 85° C. is roughly 14 Angstrom/min.
  • The etching rate of the SiO2 when attacked by a 25% TMAH solution at roughly 80° C. is roughly 2 Angstrom/min.
  • The etching rate of the SiO2 when attacked by an EDP solution at roughly 115° C. is roughly 2 Angstrom/min.
  • Due to the low etching rates, therefore higher concentration and/or higher operating temperatures are claimed. The solution used has a concentration greater than 20%, preferably greater than 40%, more preferably greater than 60%, most preferably greater than 80%, most preferably of all greater than 99%.
  • The etching temperature used as claimed in the invention is greater than 25° C., preferably greater than 50° C., more preferably greater than 100° C., most preferably greater than 200° C., most preferably of all greater than 400° C.
  • The surface 4 o of a product wafer 4 can now be bonded to the surface 2 o of the temporary bonding layer 2. In contrast to bonding with cements, in which polymers are generally used, the bond here takes place between the temporary bonding layer 2 which is designed for high temperature, preferably SiO2, and the surface 4 o of the product wafer 4. Fusion bonding technologies and anodic bonding technologies are known to one skilled in the art in the field. The fusion bond or the anodic bond is so strong that the back 4 u must be processed. For example, back-thinning of the product wafer 4 is named. The fusion bond in the ideal case takes place at room temperature without the action of a force, i.e., solely by simple contact of the surface of the temporary bonding layer 2 with the surface of the carrier wafer 1. The anodic bond generally takes place in conjunction with application of a force and higher temperatures.
  • After processing of the product wafer 4, the product wafer 4 can again be detached from the temporary bonding layer 2 by a chemical 6 penetrating through the channels 3 and dissolving the temporary bonding layer 2 or at least weakening the interface between the surface 4 o of the product wafer 4 and the surface 2 o of the temporary bonding layer 2 (FIGS. 1 d to 1 f). The channels 3 are used predominantly for better admission of the chemical to the temporary bonding layer 2. The chemical dissolves the temporary bonding layer 2 and allows the separation of the product wafer 4 from the carrier wafer 1. The carrier wafer 1 can be re-used. If residues of the temporary bonding layer 2 should be found on the carrier wafer 1, the carrier wafer 1 can be cleaned as claimed in the invention.
  • In another embodiment of the present invention (FIGS. 2 a-c), the temporary bonding layer 2′ is applied to the carrier wafer 1 by a coating process, preferably a CVD coating process. When a CVD coating process is used, the deposited layer already has a correspondingly high porosity. If other coating processes are used, a corresponding porosity must be produced by known processes. Various gases can be introduced into this porosity or are already enclosed in the coating process. The product wafer 4 is welded to the temporary bonding layer 2′ by a fusion bonding process. The product wafer 3 can be processed accordingly on its back. The gases in the temporary bonding layer 2′ expand by heating above a critical temperature Tk. This expansion of the volume leads to an at least predominant breaking-open of the temporary bonding layer 2′ and/or to a weakening of the interface between the surface 2 o′ of the temporary bonding layer 2′ and the surface 4 o of the product substrate 4 and to the possibility of removing the product wafer 4 from the carrier wafer 1, more exactly from the temporary bonding layer 2′. The outgassing must not lead to complete delamination of the interface. It is sufficient if the outgassing process leads to a weakening of the interface (temporary bonding layer 2′) and the two wafers 1, 4 are separated from one another by a later, mechanical separation process (FIGS. 2 d to 2 f). Accordingly the critical temperature Tk can very probably also lie in the temperature interval in which the product wafer 4 is being processed so that the outgassing takes place during the processing of the product wafer 4.
  • In another embodiment (FIG. 3), surfaces Rox (where X is 1, 2 and 3) of different regions Rx (where X is 1, 2 and 3) of a temporary bonding layer 2″, which has been applied over the entire surface, preferably a SiO2 layer, are exposed to different physical and/or chemical processes so that the subsequent fusion bonding process leads to bond forces of different strength in the individual regions Rx. Such processes, may be, by way of example and not limitation: plasma processes, coating processes, processes for changing the surface roughness.
  • In another embodiment the product substrate 4 is bonded to a carrier wafer 1 by an anodic bonding method. In doing so, the formation of the siloxane compound Si—O—Si, caused by cations and anion transport, leads to a welding of the product substrate 4 to the carrier substrate 1 via the temporary bonding layer 2. In a first embodiment the carrier substrate 1 is a glass carrier substrate 1 and the temporary bonding layer 2, 2′, 2″ consists at least predominantly, preferably completely, of silicon. In a second embodiment the carrier substrate 1 is a silicon substrate 1 and the temporary bonding layer 2, 2′, 2″ consists at least predominantly, preferably completely, of glass. The temporary bonding layer 2, 2′, 2″ can be pretreated in the same manner as the SiO2 layer from the other embodiments as claimed in the invention.
  • REFERENCE NUMBER LIST
  • 1 carrier wafer
  • 2, 2′, 2″ temporary bonding layer
  • 2 o, 2 o′, 2 o″ surface
  • 3 channels
  • 4 product wafer
  • 4 o surface
  • 4 u back
  • 6 solvent
  • Rx regions
  • Rox surfaces

Claims (8)

1. A method for applying a temporary bonding layer to a carrier wafer for temporary bonding to a product wafer by fusion bonding or anodic bonding, said method comprising:
applying a temporary bonding layer which is suitable for fusion bonding or anodic bonding to the carrier wafer and
modifying the temporary bonding layer during and/or after application such that the temporary bonding of the temporary bonding layer can be broken.
2. The method as claimed in claim 1, wherein the step of modifying takes place by surface treatment by changing the microstructure of the temporary bonding layer.
3. The method as claimed in claim 1, wherein the step of applying takes place by CVD and/or PVD processes or electrochemical deposition.
4. The method as claimed in claim 1, wherein the temporary bonding layer is comprised of SiO2.
5. The method as claimed in claim 1, wherein the step of modifying encompasses a formation of channels which penetrate the temporary bonding layer parallel to the carrier wafer.
6. The method as claimed in claim 1, wherein there is porosity of the temporary bonding layer for modification of the temporary bonding layer when the temporary bonding layer is applied by means of CVD methods and gases are enclosed in the pores of the temporary bonding layer by exposure to a gas during the CVD process.
7. The method as claimed in claim 1, wherein after application and modification a temporary bonding of the carrier wafer to the product wafer with a bond force Fb takes place by fusion bonding.
8. The method as claimed in claim 7, wherein after the temporary bonding, the product wafer is processed and during and/or after processing a weakening of the temporary bonding layer for detachment of the product wafer takes place.
US14/388,107 2012-12-21 2013-12-16 Method for applying a temporary bonding layer Abandoned US20150047784A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102012112989.4A DE102012112989A1 (en) 2012-12-21 2012-12-21 Method for applying a temporary boundary layer
DE102012112989.4 2012-12-21
PCT/EP2013/076629 WO2014095668A1 (en) 2012-12-21 2013-12-16 Method for applying a temporary bonding layer

Publications (1)

Publication Number Publication Date
US20150047784A1 true US20150047784A1 (en) 2015-02-19

Family

ID=49883069

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/388,107 Abandoned US20150047784A1 (en) 2012-12-21 2013-12-16 Method for applying a temporary bonding layer

Country Status (8)

Country Link
US (1) US20150047784A1 (en)
JP (1) JP2016503961A (en)
KR (1) KR20150097381A (en)
CN (1) CN104380457A (en)
AT (1) AT516064B1 (en)
DE (1) DE102012112989A1 (en)
SG (1) SG2014013056A (en)
WO (1) WO2014095668A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10676350B2 (en) 2018-09-21 2020-06-09 ColdQuanta, Inc. Reversible anodic bonding
US10964560B2 (en) 2015-12-22 2021-03-30 Samsung Electronics Co., Ltd. Substrate chuck and substrate bonding system including the same

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017163009A (en) * 2016-03-10 2017-09-14 東芝メモリ株式会社 Method of manufacturing semiconductor device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6054371A (en) * 1997-09-29 2000-04-25 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device by detachably mounting substrates to a holder board
US6853129B1 (en) * 2000-07-28 2005-02-08 Candescent Technologies Corporation Protected substrate structure for a field emission display device
US20050029224A1 (en) * 2001-04-13 2005-02-10 Bernard Aspar Detachable substrate or detachable structure and method for the production thereof
US7087134B2 (en) * 2004-03-31 2006-08-08 Hewlett-Packard Development Company, L.P. System and method for direct-bonding of substrates
US7960246B2 (en) * 2004-06-04 2011-06-14 Imec Method for the manufacture of electronic devices on substrates and devices related thereto

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2715503B1 (en) * 1994-01-26 1996-04-05 Commissariat Energie Atomique Substrate for integrated components comprising a thin layer and its production method.
JP3257580B2 (en) * 1994-03-10 2002-02-18 キヤノン株式会社 Manufacturing method of semiconductor substrate
JPH09260342A (en) * 1996-03-18 1997-10-03 Mitsubishi Electric Corp Method and apparatus for manufacturing semiconductor device
DE19958803C1 (en) * 1999-12-07 2001-08-30 Fraunhofer Ges Forschung Method and device for handling semiconductor substrates during processing and / or processing
DE10060433B4 (en) * 2000-12-05 2006-05-11 Hahn-Schickard-Gesellschaft für angewandte Forschung e.V. Method for producing a fluid component, fluid component and analysis device
JP4457642B2 (en) * 2003-11-10 2010-04-28 ソニー株式会社 Semiconductor device and manufacturing method thereof
FR2893750B1 (en) * 2005-11-22 2008-03-14 Commissariat Energie Atomique METHOD FOR MANUFACTURING SCREEN TYPE FLEXIBLE ELECTRONIC DEVICE COMPRISING A PLURALITY OF THIN FILM COMPONENTS
JP2007322575A (en) * 2006-05-31 2007-12-13 Hitachi Displays Ltd Display device
US9299594B2 (en) * 2010-07-27 2016-03-29 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate bonding system and method of modifying the same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6054371A (en) * 1997-09-29 2000-04-25 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device by detachably mounting substrates to a holder board
US6853129B1 (en) * 2000-07-28 2005-02-08 Candescent Technologies Corporation Protected substrate structure for a field emission display device
US20050029224A1 (en) * 2001-04-13 2005-02-10 Bernard Aspar Detachable substrate or detachable structure and method for the production thereof
US7087134B2 (en) * 2004-03-31 2006-08-08 Hewlett-Packard Development Company, L.P. System and method for direct-bonding of substrates
US7960246B2 (en) * 2004-06-04 2011-06-14 Imec Method for the manufacture of electronic devices on substrates and devices related thereto

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10964560B2 (en) 2015-12-22 2021-03-30 Samsung Electronics Co., Ltd. Substrate chuck and substrate bonding system including the same
US11742224B2 (en) 2015-12-22 2023-08-29 Samsung Electronics Co., Ltd. Substrate chuck and substrate bonding system including the same
US10676350B2 (en) 2018-09-21 2020-06-09 ColdQuanta, Inc. Reversible anodic bonding

Also Published As

Publication number Publication date
DE102012112989A1 (en) 2014-06-26
AT516064B1 (en) 2016-02-15
AT516064A5 (en) 2016-02-15
SG2014013056A (en) 2014-10-30
KR20150097381A (en) 2015-08-26
CN104380457A (en) 2015-02-25
JP2016503961A (en) 2016-02-08
WO2014095668A1 (en) 2014-06-26

Similar Documents

Publication Publication Date Title
JP6542854B2 (en) Heat treatment to a heat treated ceramic substrate and a coated ceramic having a ceramic coating
US7595271B2 (en) Polymer coating for vapor deposition tool
US9758381B2 (en) Method to transfer two dimensional film grown on metal-coated wafer to the wafer itself in a face-to face manner
TW201715567A (en) Use of plasma-resistant atomic layer deposition coatings to extend the lifetime of polymer components in etch chambers
JP5449300B2 (en) Micromechanical device and manufacturing method thereof
KR101526245B1 (en) Process for fabricating a semiconductor structure employing a temporary bond
US20150047784A1 (en) Method for applying a temporary bonding layer
Guan et al. Stress control of plasma enhanced chemical vapor deposited silicon oxide film from tetraethoxysilane
US8221552B2 (en) Cleaning of bonded silicon electrodes
WO2019043432A1 (en) Single crystalline diamond part production method for stand alone single crystalline mechanical and optical component production
Pasquariello et al. Surface energy as a function of self-bias voltage in oxygen plasma wafer bonding
KR20150013556A (en) Process for bonding in an atmosphere of a gas having a negative joule-thomson coefficient
US9751754B2 (en) Package formation method and MEMS package
JP5040119B2 (en) Environmentally resistant member, semiconductor manufacturing apparatus, and environmentally resistant member manufacturing method
Wei et al. Low temperature glass-to-glass wafer bonding
JP2008001562A (en) Yttrium-based ceramic covering material and its production method
Dragoi et al. Plasma activated wafer bonding of silicon: in situ and ex situ processes
RU2285748C2 (en) Method of manufacture of composite membranes on base of thin films of metals
US9786487B2 (en) Method for coating cavities of semiconductor substrates
TWI574294B (en) A method of manufacturing a plasma processing chamber and an electrostatic chuck thereof
Hwang et al. Fabrication process for integrating nanoparticles with released structures using photoresist replacement of sublimated p-dichlorobenzene for temporary support
Shi et al. Deep wet etching process of Pyrex glass for vacuum packaging
KR20240009949A (en) Etching method and manufacturing method of semiconductor device
Masteika et al. Temporary wafer carrier for thin wafer handling
Al-mashaal et al. Delamination of polyimide in hydrofluoric acid

Legal Events

Date Code Title Description
AS Assignment

Owner name: EV GROUP E. THALLNER GMBH, AUSTRIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BURGGRAF, JURGEN;REEL/FRAME:033824/0655

Effective date: 20140902

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION