US20140176174A1 - Designed asperity contactors, including nanospikes for semiconductor test, and associated systems and methods - Google Patents
Designed asperity contactors, including nanospikes for semiconductor test, and associated systems and methods Download PDFInfo
- Publication number
- US20140176174A1 US20140176174A1 US13/842,830 US201313842830A US2014176174A1 US 20140176174 A1 US20140176174 A1 US 20140176174A1 US 201313842830 A US201313842830 A US 201313842830A US 2014176174 A1 US2014176174 A1 US 2014176174A1
- Authority
- US
- United States
- Prior art keywords
- nanospikes
- wafer
- translator
- nanospike
- under test
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/06711—Probe needles; Cantilever beams; "Bump" contacts; Replaceable probe pins
- G01R1/06733—Geometry aspects
- G01R1/06738—Geometry aspects related to tip portion
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/06711—Probe needles; Cantilever beams; "Bump" contacts; Replaceable probe pins
- G01R1/06733—Geometry aspects
- G01R1/06744—Microprobes, i.e. having dimensions as IC details
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
- G01R1/07364—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card with provisions for altering position, number or connection of probe tips; Adapting to differences in pitch
- G01R1/07378—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card with provisions for altering position, number or connection of probe tips; Adapting to differences in pitch using an intermediate adapter, e.g. space transformers
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03B—APPARATUS OR ARRANGEMENTS FOR TAKING PHOTOGRAPHS OR FOR PROJECTING OR VIEWING THEM; APPARATUS OR ARRANGEMENTS EMPLOYING ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ACCESSORIES THEREFOR
- G03B27/00—Photographic printing apparatus
- G03B27/32—Projection printing apparatus, e.g. enlarger, copying camera
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/14—Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/32—Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R3/00—Apparatus or processes specially adapted for the manufacture or maintenance of measuring instruments, e.g. of probe tips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Measuring Leads Or Probes (AREA)
Abstract
Nano spike contactors suitable for semiconductor device test, and associated systems and methods are disclosed. A representative apparatus includes a translator having a wafer side positioned to face toward a device under test and an inquiry side facing away from the wafer side. A plurality of wafer-side sites are carried by the translator at the wafer side of the translator. The nanospikes can be attached to nanospike sites on a wafer side of a translator. Because of their small size, multiple nanospikes make contact with a single pad/solderball on the semiconductor device. In some embodiments, the nanospikes can be formed by sputtering over a metal carrier with a photoresist mask. In particular embodiments, the nanospikes have generally conical cross-section.
Description
- The present application claims priority to U.S. Provisional Application No. 61/746,000 filed on Dec. 26, 2012 and incorporated herein by references. To the extent the foregoing application and/or any other materials incorporated here by reference conflict with the present disclosure, the present disclosure controls.
- The present technology is directed generally to designed asperity contactors, including nanospikes, capable of contacting pads or solderballs on a semiconductor device, and associated systems and methods.
- Integrated circuits are used in a wide variety of products. Integrated circuits have continuously decreased in price and increased in performance, becoming ubiquitous in modern electronic devices. These improvements in the performance/cost ratio result, at least in part, from miniaturization, which enables more semiconductor dies to be produced from a wafer with each new generation of the integrated circuit manufacturing technology. Furthermore, the total number of the signal and power/ground contacts on a die generally increases with new, more complex die designs. An increased number of contacts on a die (e.g., pads or solderballs) over a decreased size of the die necessitates smaller contacts.
- Prior to shipping an integrated circuit die to a customer, the performance of the integrated circuit is tested, either on a statistical sample basis or by testing each die. An electrical test of a semiconductor die typically includes powering the die through the power/ground connectors, transmitting signals to the die input (I) connectors, and measuring the resulting signals at the die output (O) connectors. Therefore, during the integrated circuit test at least some connectors on the die must be electrically contacted to connect the die to a source of power and a source of the test signals.
-
FIG. 1A is a side view of aconventional test contactor 10 a in contact with asemiconductor device 10 b (e.g., a device under test). Thesemiconductor device 10 b can include a packaged die 12 attached to adie substrate 18 with a dieattach material 16. Wirebonds 14 provide electrical connections between circuits in the die 12 and solderballs 20 (or pads or other contact structures) that provide communication between the die 12 and other devices. Thesolderballs 20 also provide communication between the die 12 and thetest contactor 10 a. As shown inFIG. 1A , thetest contactor 10 a has an array of spring-loadedpins 22 between acontactor substrate 26 and thesolderballs 20. As thecontactor substrate 26 moves downwardly toward thesemiconductor device 10 b, thepins 22 make contact with thesolderballs 20. When thecontactor substrate 26 moves further toward thesemiconductor device 10 b or thesemiconductor device 10 b moves toward thecontactor substrate 26, the springs of thepins 22 compress, producing increased contact forces between thepins 22 of thecontactor 10 a and thesolderballs 20 of thesemiconductor device 10 b. In general, the contact forces should be high enough to allow thepins 22 to break through an oxide layer on the pads/solderballs (e.g., the contact structures), but not so high as to damage the pads/solderballs. This may be a difficult requirement for the conventional spring loadedpins 22 because they tend to produce high contact forces, thus penetrating through the oxide layer on the pads/solderballs 20, but also possibly damaging the contacts on the die. Furthermore, for a large number of pads/solderballs 20, the total contactor force can quickly become very high, thus requiring powerful mechanisms to compress the contactor 10A. -
FIG. 1B illustrates several designs for commercially available spring loaded pins positioned in a compressed state. In one example, apin 22 a has a pair of cylindrical, male/female pin segments 40 a/41 a that can slide relative to each other along a common centerline. As the contactor substrate (shown inFIG. 1A ) pushes thefemale pin segment 41 a toward thesolderball 20 a, aspring 32 a becomes compressed between ashoulder 38 a on thefemale pin segment 41 a and ashoulder 36 a on themale pin segment 40 a. The contact force between acrown tip 34 a and thesolderball 20 a increases generally linearly with the compression ofspring 32 a. - In another spring loaded pin design, also shown in
FIG. 1B , apin 22 b includes aspring 32 b that is compressed between ashoulder 36 b on apin segment 40 b and the connector substrate (shown inFIG. 1A ). Thepins 22 a/22 b typically have either acrown tip 34 a or a pointed tip to facilitate breaking through the oxide layer over thesolderballs 20 a orpads 20 b, respectively. The range of compression for thesprings 32 a/32 b is ultimately limited either by a full compression of the springs or by the force provided by a compression mechanism. The individual pins are arranged in a contactor that keeps the pins aligned in a proper layout, as explained below with reference toFIG. 1C . -
FIG. 1C is a bottom view of thecontactor 10 a used for contacting thesemiconductor device 10 b (shown inFIG. 1A ). Thecontactor 10 a has a two dimensional array ofpins 22 corresponding to the array of contact structures on the packaged device under test. Thepins 22 protrude through aperforated mask 46. Thecontactor substrate 26 mechanically supports one end of thepins 22 while the opposite ends of thepins 22 engage with the device under test. Alignment features 44 a-b can align the device under test and thecontactor 10 a. Thecontactor substrate 26 also provides electrical signals to thepins 22. A characteristic diameter of thepins 22 generally scales with a characteristic dimension of the contact structures on the semiconductor die or the package. Therefore, as the contact structures on the die become smaller and/or have a smaller pitch, the pins must become smaller, too. It is difficult to significantly reduce the diameter and pitch of the spring loaded pins, however, because of the difficulties in machining and assembling such small parts, which in turn can cause inconsistent performance from one assembly to another. -
FIG. 2A is an isometric view of a test contactor 10 c suitable for a bare die test (i.e., suitable for testing un-packaged dies). The test contactor 10 c has a two-dimensional array offlexible needles 52 carryingneedle blades 54 and corresponding to the layout of the pads/solderballs on the die under test. Theflexible needles 52 can be curved to provide springiness when theneedle blades 54 engage with the corresponding pads/solderballs on the die. The opposite ends of theflexible needles 52 are mechanically and electrically connected with asubstrate 56 and further to a source of signals and/or power/ground. As theneedle blades 54 engage with the corresponding pads/solderballs, the needle blades may slide over the surface of the pads/solderballs. This sliding action, coupled with a relatively high stiffness of theflexible needles 52, typically works well to break the oxide layer on the pads/solderballs, but it can also cause penetration damage, as illustrated inFIG. 2B described below. -
FIG. 2B is a top view of asolderball 22 after undergoing the test described with reference toFIG. 2A . As shown inFIG. 2B , the pressure and/or sliding action of theneedle blade 54 produced adepression 62 in thesolderball 22. Such an undesired depression can be exacerbated by repetitive tests requiring multiple contacts or “touchdowns” between theneedles 52 and the contact structures on the device. Repetitive tests are common with, for example, devices that marginally pass or fail an initial test (therefore requiring additional testing), devices placed close to a wafer edge (therefore undergoing multiple contacts due to a contactor design that does not allow for an overhang over the wafer edge), devices subjected to multiple test suites using different testers (therefore also requiring multiple contacts), etc. Furthermore, conventional test contactors have relatively high electrical resistances, which limits their ability to test high current devices. Accordingly, there remains a need for cost effective test contactors that do not damage the contact structures on the die and that can scale down in size with the contact structure size and pitch, while being capable of delivering high electrical currents. - Many aspects of the present disclosure can be better understood with reference to the following drawings. The components in the drawings are not necessarily to scale. Instead, emphasis is placed on clearly illustrating the principles of the present disclosure. Furthermore, in the drawings, like reference numerals designate corresponding parts throughout the several views.
-
FIG. 1A is a partially schematic, side view of a packaged semiconductor device undergoing a test in accordance with the prior art. -
FIG. 1B is a partially schematic, side view of several representative pin designs in accordance with the prior art. -
FIG. 1C is a top view of a prior art contactor. -
FIG. 2A is a partially schematic, isometric view of a bare die contactor in accordance with the prior art. -
FIG. 2B is an isometric illustration of solderball damage caused by a prior art contactor. -
FIG. 3 is a schematic view of a translator stack in accordance with an embodiment of the presently disclosed technology. -
FIG. 4 is a partially schematic, side view of a translator stack in accordance with another embodiment of the presently disclosed technology. -
FIG. 5 is a partially schematic, side view of a nanospikes-based contactor in accordance with an embodiment of the presently disclosed technology. -
FIG. 6 is a bottom view of the nanospikes-based contactor in accordance with another embodiment of the presently disclosed technology. -
FIGS. 7A-7C include several partially schematic views illustrating the nanospikes-based contactor in accordance with the presently disclosed technology. -
FIG. 8 is a side view of the nanospikes-based contactor when vacuum is applied in accordance with an embodiment of the presently disclosed technology. -
FIG. 9 is a side view of a nanospikes-based translator stack in accordance with the presently disclosed technology. -
FIGS. 10A-10G are schematic illustrations of a manufacturing process for a nanospike contactor in accordance with the presently disclosed technology. -
FIG. 11 is a schematic diagram of sputtering-based nanospike manufacturing process. -
FIGS. 12A-12D are schematic diagrams of a nanospike manufacturing process in accordance with an embodiment of the presently disclosed technology. -
FIGS. 13A-13H are schematic diagrams of a nanospike manufacturing process in accordance with another embodiment of the presently disclosed technology. -
FIGS. 14A-14F illustrate several nanospike shapes in accordance with the present technology. -
FIGS. 15A-15B illustrate a star-shaped nanospike in accordance with the present technology. -
FIGS. 16A-16B illustrate a blade-shaped nanospike in accordance with the present technology. -
FIGS. 17A-17B illustrate a cross-shaped nanospike in accordance with the present technology. -
FIGS. 18A-18E are schematic diagrams of a nanospike manufacturing process in accordance with an embodiment of the presently disclosed technology. -
FIG. 19 is a graph of electrical resistivity and hardness of representative contact pad and nanospike materials. - Specific details of several embodiments of representative designed asperity contactors and associated systems and methods for manufacture and use are described below. The contactors can be used for testing bare semiconductor dies on a wafer, and/or packaged semiconductor dies. The contactors can be used for testing different types of semiconductor devices including, for example, memory devices, logic devices, light emitting diodes, micro-electro-mechanical-systems, and/or combinations of these devices. A person skilled in the relevant art will also understand that the technology may have additional embodiments, and that the technology may be practiced without several of the details of the embodiments described below with reference to
FIGS. 3-19 . - Briefly described, methods and devices for testing bare and packaged semiconductor dies are disclosed. The disclosed methods and systems enable operators to test devices having pads, solderballs and/or other contact structures that have a small size and/or pitch. Solderballs, pads and/or other suitable conductive elements are collectively referred to herein as “contact structures.” In many embodiments, the technology described in the context of one or more type of contact structure can also be applied to others. In contrast with the conventional contact structures, the designed asperities can be significantly smaller than the corresponding contact structures on the device under test. Unless otherwise noted, the term designed asperities is used herein to encompass designed non-uniformities (e.g., deliberately formed structures that are small, but are not simply surface roughness that may form as a fallout from a manufacturing process). Accordingly, designed asperities have a scale that is substantially smaller than the scale of the corresponding pad/solderball of the device it contacts (e.g., device under test). Designed asperities can be formed in a controlled repeatable process, e.g., to maintain consistent size/performance from one batch to another. Designed asperities, e.g., nanospikes, subscale penetrating structures and/or other structures performing similar functions can be tailored for the metal, surface finish, and/or pitch of the contact structures contacted to improve (e.g., optimize) electrical contact and/or reduce (e.g., minimize) damage to the contact structures. Accordingly, while representative examples of the present technology are described below in the context of nanospikes, the technology is not limited to nanospikes, and can instead involve other designed asperities. The designed asperities, e.g., the nanospikes, are engineered and manufactured to possess a high degree of regularity, as opposed to naturally occurring roughness on the surface of solid materials. In some embodiments, a high degree of size uniformity and a smoothness of surface of the nanospikes can reduce or minimize the tendency for contact materials to stick to the nanospikes even when the nanospikes repeatedly penetrate into the contacts. Because the nanospikes are much smaller than conventional contact structures, the damage to the contact structures is reduced or eliminated, even if the device is contacted repeatedly. In general, the contact force can be smaller because nanospikes displace a smaller amount of material by a smaller distance than do conventional test devices. In at least some embodiments, the multiple nanospikes transmit electrical current to a pad/solderball with less resistance and therefore less current constriction than does a single, larger contact point associated with the conventional technology. Since the contact resistance between the nanospikes and corresponding pad/solderball is, at least in the first order of approximation, inversely proportional to the total contact area, the nanospikes can produce a relatively low contact resistance due to the large combined contact area provided by the multiple nanospikes contacting corresponding pad/solderball. Similarly, the electrical resistance of the nano-spike-based contactors is proportional to the ratio of the cross sectional area of the nanospikes and their electrical conductivity, and is inversely proportional to the length of the nanospikes. Due to the small length of the nanospikes and high total cross-sectional area provided by multiple nanospikes, the electrical resistance of the nanospike-based contactors can be acceptable even with the nanospike material having a relatively low intrinsic electrical conductivity. Consequently, some materials that are not suitable for the conventional contactors due to their poor electrical conductivity may be suitable as a nanospike material. In some embodiments, the nanospikes can be about 0.3-2 μm long. In other embodiments, the nanospikes can be about 50-200 nm long, making them suitable for the manufacturing process based on e-beam lithography. Other sizes of the nanospikes, for example smaller than 50 nm and bigger than 2 μm are also possible. In at least some embodiments, the relatively small length of the nanospikes limits the penetration of the nanospikes through the pads on a device under test, thus protecting the dielectric layer that is typically located under the pad. Much greater pressure would be required for the nanospikes to further penetrate through the dielectric layer than to simply penetrate into the solder and/or the pad material. Since multiple nanospikes are distributed over a wafer-side contact pad of a translator, the alignment between the pad/solderball of a device under test and the wafer-side contact pad of the translator is more robust (e.g., more tolerant of mis-alignments and/or temperature excursions) than is the alignment associated with conventional methods that use a single, larger spring-loaded pin for contacting the pad/solderball. In some embodiments, the nanospikes can be used on the inquiry-side contact pads of the wafer translator in addition or in lieu of using the nanospikes on the wafer-side contact pads. Consequently, in at least some embodiments, the current carrying capability, alignment and/or repeatability of the tests conducted with contactors that include nanospike technology are improved when compared with conventional technology.
-
FIGS. 3 and 4 illustrate atranslator system 100 configured in accordance with embodiments of the presently disclosed technology.FIG. 3 is a schematic side view of thetranslator system 100. Theoverall system 100 can include atester 102 that transmits signals and power to one or more dies on awafer 150. Thetester 102 can also measure, analyze and store the return signals from the device under test to determine its quality. Thewafer 150 is supported by awafer chuck 160, which can also provide thermal control and precise positioning for the wafer. The signals and power from thetester 102 pass through atester cable 104 to adevice interface board 120, which may be a printed circuit board with an appropriate routing arrangement to distribute the signals and power to required locations on a wafer-facing side of the printed circuit board. In addition or in lieu of thetester cable 104, the tester 102 (or some parts of it) can dock directly to thedevice interface board 120 through suitably distributed pairs of connectors. Thedevice interface board 120 can electrically and mechanically connect to aninterposer board 130, which, in turn, can precisely dock with atranslator 140 to distribute the signals and power to the translator. In some embodiments of the present technology, thetranslator 140 has larger contact pads facing the interposer board 130 (e.g., inquiry-side contact pads of the translator) and smaller contact pads facing the wafer 150 (e.g., wafer-side contact pads of the translator). In at least some embodiments of the present technology, larger inquiry-side contact pads on thetranslator 140 facilitate contact with the pins of theinterposer board 130. The smaller wafer-side contact pads and/or pins of thetranslator 140 correspond to the finer pitch and size of the pads/solderballs on thewafer 150. -
FIG. 4 is a side view of selected elements of thetranslator system 100 ofFIG. 3 . Many features ofFIG. 4 are not shown to scale for purposes of illustration. Thesystem 100 can include atranslator stack 400 that in turn includes thedevice interface board 120, theinterposer board 130 and thetranslator 140 connected to an active side of thewafer 150. Thewafer chuck 160 supports the opposite, non-active side of thewafer 150. Starting from the top of thestack 400, thedevice interface board 120 can haveinterface board connectors 406 for interfacing with the tester or tester cable (not shown). The signals and power from the tester can be distributed to interface board pins 428 facingcorresponding contacts 438 on theinterposer board 130. In other embodiments, theinterposer board 130 can have pins facing corresponding contacts of thedevice interface board 120, or other suitable connection arrangements. In any of these embodiments, theinterposer board 130 can be aligned relative to thetranslator 140, e.g., using asupport ring 480. In some embodiments of the present technology, aspace 486 between theinterposer board 130 and thetranslator 140 can be at least partially evacuated, e.g., throughopenings 482 to provide good mechanical contact between interposer pins 436 of theinterposer board 130 and the inquiry-side contact pads 460 of thetranslator 140.Seals 484 can be configured to maintain the vacuum between theinterposer board 130 and thetranslator 140. In other embodiments, the contact between theinterposer board 130 and thetranslator 140 can be provided by, for example, mechanical clamps or other suitable devices. - The inquiry-
side contact pads 460 on the inquiry side of thetranslator 140 are electrically connected to corresponding wafer-side contact pads 430 usingtraces 445. The relatively large size of the inquiry-side contact pads 460 facilitates alignment with the interposer pins 436, while on the opposite side of thetranslator 140, the relatively small size of the wafer-side contact pads 430 corresponds to the smaller pads/solderballs (e.g., contact structures 423) on the wafer.Traces 445 in atranslator board 435 electrically connect the inquiry-side pads to the wafer-side contact pads. - In some embodiments of the present technology, the wafer
side contact pads 430 include nanospike elements (e.g., nanospikes 410) that can be carried bynanospike pads 420. In other embodiments, thenanospikes 410 can be attached to or formed integrally with thecontact pads 430 without theintermediary nanospike pads 420. In any of these embodiments, the nanospikes can improve the electrical and/or mechanical contact between thetranslator 140 and thewafer 150 by having a vacuum in aspace 496 between thetranslator 140 and thewafer 150, e.g., viaopenings 492.Seals 494 can be positioned around thespace 496 to maintain the vacuum in thespace 496 between thetranslator 140 and thewafer 150. - The
translator 140 can be aligned with thewafer 150 via thewafer chuck 160, since the wafer is aligned and secured against the wafer chuck. In certain embodiments, thewafer 150 and thewafer translator 140 can be removeably attached by systems and methods described in U.S. patent application Ser. No. 12/547,418, assigned to the assignee of the present application, filed on Aug. 25, 2009, and entitled “Maintaining a Wafer/Wafer Translator Pair in an Attached State Free of a Gasket Disposed Therebetween,” which is hereby incorporated by reference in its entirety. In other embodiments, the translator and wafer can be kept in contact by a mechanical clamping device or other suitable devices. The alignment and vacuum between the inquiry-side of thetranslator 140 and thewafer 150 pulls the nanospikes in contact with contact structures of thewafer 150, as described further below with reference toFIG. 5 . -
FIG. 5 is an enlarged view of a portion of thetranslator 140 and thewafer 150, illustrating the contact between thenanospikes 410 of thetranslator 140 and the contact structure 423 (e.g., the solderball 422). Thenanospikes 410 can be distributed over the wafer-side nanospike pad 420 which is attached to thetranslator board 435. In some embodiments of the present technology,several nanospikes 410 contact thecontact structure 423, and in other embodiments hundreds or more nanospikes may contact the contact structure. Thenanospikes 410 can have a length (L) of about 1.0-1.5 μm and a base (B) of the same scale (e.g., about a μm scale), resulting in a nanospike cross-section (C) ranging from about several μm2 at the base B to sub-μm2 closer to the tip of the nanospike. In some embodiments of the present technology, the nanospikes are approximately 0.3-2 μm long and in other embodiments the nanospikes, have other suitable lengths. Since thenanospikes 410 are significantly smaller than thesolderball 422, the contact does not mechanically damage the solderball. If a vacuum is used in thespace 496 between thetranslator board 435 and thepad 422, thetranslator board 435 and thenanospike pads 420 may bend (as illustrated in dashed lines), thus further reducing the electrical contact resistance by bringing even more nanospikes 410 in contact with thesolderball 422. -
FIG. 6 is a bottom view of a wafer-side contact pad array 600 of thewafer translator 140. The contact pad array 600 may includemultiple nanospike pads 420 arranged to correspond to the die contacts of one or more dies on a wafer. For example, the pad array 600 can include a 14×14 array ofnanospike pads 420 in the illustrated embodiment, or a variety of other suitable configurations in other embodiments. In some embodiments of the present technology, thenanospike pads 420 on the wafer-side of thetranslator 140 may be formed even where there are no corresponding contact pads/solderballs on the die, for example to simplify the manufacturing process of the nanospikes. Detail A ofFIG. 6 is an enlarged view of onenanospike pad 420. Detail A illustrates a generally rectangular layout of thenanospikes 410. In other embodiments, thenanospikes 410 can be distributed in concentric circles, in staggered rows, randomly, and/or in other arrangements. Many suitable layouts can produce good mechanical and electrical contact between a sufficient number of thenanospikes 410 on ananospike pad 420 and a corresponding pad/solderball of the device under test because of the small size of the nanospikes in comparison with the larger pads/solderballs. -
FIGS. 7A-7C are a side view, a top view cross-section and a bottom view cross-section, respectively, of a row of thesolderballs 422 in contact with thecorresponding nanospikes 410 described above. Thesolderballs 422 are electrically connected to a die 712 via the correspondingpads 421. In some other embodiments, for example, when the device under test is a packaged semiconductor device, thepads 421 may be connected to a substrate which carries the die. In either of these embodiments thenanospikes 410 can provide suitable electrical contact with thecorresponding solderballs 422 even with some misalignment between thenanospike pads 420 and thesolderballs 422. Because the multiple current-carryingnanospikes 410 are distributed over a suitable area, the nanospikes contact corresponding solderballs even if thenanospike pads 420 are not perfectly centered on thecorresponding solderballs 422. Accordingly, the alignment requirements for the overall system can be relaxed, thus potentially reducing system complexity and/or cost. In some embodiments, the alignment between the translator and the device under test can be purposely offset from one touchdown to another so as to contact different regions of nanospikes with the corresponding device contact structures. An advantage of this arrangement is that it can, for example, more evenly wear the nanospikes or require less frequent cleaning of the nanospikes. In other embodiments, the device under test or/and the translator may move, at least in part, laterally (i.e., in generally parallel planes) after establishing a contact to further improve the contact between the nanospikes and corresponding contact structures of the device under test -
FIG. 8 is a side view of thesolderballs 422 in contact with thenanospikes 410. In this embodiment, a vacuum (represented by reference number 855) is applied to the space between the wafer translator and the wafer. Thevacuum 855 can improve the contact between thenanospikes 410 and thesolderballs 422. In some embodiments of the present technology, thevacuum 855 may also cause thewafer translator board 435 to flex (e.g., as described above with reference toFIG. 5 ), which can further improve the contact between thenanospikes 410 and thesolderballs 422. For example, flexing thetranslator board 435 can drive more nanospikes 410 into thesolderballs 422 than can a flat translator board because the flexed translator board conforms, at least in part, to the surface of thesolderballs 422. The flexing of the wafer translator board illustrated inFIG. 8 is not necessarily drawn to scale, and may be smaller and/or distributed in other manners in some embodiments of the present technology. -
FIG. 9 is a side view of atest assembly 900 having a stack of (from bottom-to-top) thewafer 150, thetranslator 140 and theinterposer board 130. Thewafer 150 contains multiple dies 712, which can be contacted and tested one die at a time or simultaneously. Thenanospikes 410 on the wafer-side of thetranslator 140 are electrically routed through thetranslator board 435 to the inquiry-side pads 960. In some embodiments, inquiry-side solderballs 970 may be disposed on the inquiry-side pads 960. Since the inquiry-side solderballs 970 are relatively large (in comparison with the curved top surface of the die solderball 422), theinterposer board 130 can include relatively large interposer pins 990. In some embodiments, the interposer pins 990 can have inquiry-side penetrators 980 for breaking the oxide layer over the inquiry-side solderballs 970. The opposite sides of the interposer pins 990 can be connected to the interposer board and further to the tester. -
FIGS. 10A-10G illustrate a representative process for manufacturing the nanospikes in accordance with an embodiment of the present technology.FIG. 10A shows ananospike manufacturing assembly 1000 havingcarriers 1030 attached to amanufacturing substrate 1010 by carrier attachelements 1020. Thecarriers 1030 can have a diameter (or, for a non-circular shape, another characteristic cross-sectional dimension) that is generally close to the size of the nanospike pad. Thecarriers 1030 can be made of metal or another electrically conductive material including, for example, heavily doped semiconductors or graphite. As explained in relation toFIGS. 10B-10G below, the nanospikes form ontop sides 1031 of thecarriers 1030. -
FIG. 10B shows thenanospike manufacturing assembly 1000 with thecarriers 1030 in anencapsulation material 1040. Theencapsulation material 1040 can include, for example, silicon epoxy, and/or other suitable constituents. Theencapsulation material 1040 can maintain a fixed distance between thecarriers 430 and can also protect the overall assembly from damage during the manufacturing process. -
FIG. 10C illustrates thenanospike manufacturing assembly 1000 with asuitable photoresist material 1050 applied over thetop sides 1031 of thecarriers 1030.FIG. 10D (including Detail A) illustrates thenanospike manufacturing assembly 1000 afteropenings 1055 have been formed in thephotoresist material 1050. The locations of theopenings 1055 generally corresponds to the locations of the nanospikes which will be manufactured on thetop sides 1031 of thecarriers 1030. In at least some embodiments, the diameter of eachopening 1055 approximates a desired diameter of a corresponding nanospike. Therefore, the nanospikes having similar dimensions, i.e., high regularity, can be manufactured when theopenings 1055 have similar size. The thickness of thephotoresist material 1050 can, at least in part, determine the length of the nanospikes. -
FIG. 10E (including Detail A) illustrates thenanospike manufacturing assembly 1000 after a nanospike material has been disposed on thephotoresist material 1050 and in theopenings 1055 in thephotoresist material 1050, e.g., by chemical vapor deposition, sputtering, or other suitable methods. Accordingly, disposing the nanospike material creates both alayer 1060 over thephotoresist material 1050, and thenanospikes 410 in theopenings 1055 of thephotoresist material 1050. -
FIG. 10F (including Detail A) illustrates thenanospike manufacturing assembly 1000 after the photoresist material and the encapsulation material are removed. Suitable methods for removing the photoresist including, for example, applying a liquid resist-stripper, which chemically alters the resist so that it no longer adheres to theunderlying carriers 1030. In some other embodiments, the photoresist material may be removed by a plasma containing oxygen (i.e., by “ashing”), which oxidizes and removes the photoresist material. After the photoresist material is removed from thecarriers 1030, thenanospikes 410 are exposed. -
FIG. 10G illustrates a process for thinning thecarriers 1030, which forms thenanospike pads 420 that support thenanospikes 410. The removal process is indicated schematically byarrows 1065. Suitable methods for thinning thecarriers 1030 include, for example, chemical etching or mechanical grinding. Thecarriers 1030 may be singulated from the manufacturing substrate 410 (not shown) prior to thinning Suitable handlers (e.g., pick-and-place devices) can manipulate and/or hold in place thecarriers 1030 during the thinning process. In at least some embodiments of the present technology, the manufacturing process described with reference toFIGS. 10A-10G can produce thenanospikes 410 attached to thenanospike pad 420 that is suitable for attachment to the translator. -
FIG. 11 (including Detail A) illustrates a sputtering process for manufacturing the nanospikes. In the illustrated embodiment, asputtering material 1110 is fed past anelectron source 1120 which can ionize the sputtering material. The ionizedsputtering material 1170 is directed through anozzle 1130 to a sputtering chamber 540 and further toward asputtering chuck 1160 that supports themanufacturing substrate 1010, which in turn includes thecarriers 1030. Detail A ofFIG. 11 shows acarrier 1030 covered with a patternedphotoresist material 1050. Thesputtering material 1110 can accumulate in theopenings 1055 of the photoresist material to form thenanospikes 410. Thesputtering chuck 1160 can rotate about an axis R, thus exposing theopenings 1055 to sputtering material arriving from different angles of incidence. The resulting build-up of thenanospikes 410 is discussed further below with reference toFIGS. 12A-13H . -
FIGS. 12A-12D illustrate a sequence of steps for building up the nanospikes. Each ofFIGS. 12A-12D illustrates a plan top view (the lower portion of the figure) and a cross-sectional side view (the upper portion of the figure) at a different angle of incidence relative to the ionizedsputtering material 1170. Each figure corresponds to a 90° rotation of the sputtering chuck relative to the neighboring figure(s). At each rotation increment, different portions of theopening 1055 in thephotoresist material 1050 are exposed to the incident ofsputtering material 1170, as illustrated in cross-section in the upper portions of the figures. The illustrated rotations uniformly or generally uniformly expose theopening 1055 to the ionizedsputtering material 1170, despite the non-zero incidence angle of the ionizedsputtering material 1170. During the illustrated process, the accumulation of the ionizedsputtering material 1170 in theopening 1055 causes the nanospike to grow, as shown by the progression of accumulated material 1210 a-1210 d. Ultimately, the process can produce a generally symmetric andconical nanospike 410. -
FIGS. 13A-13H illustrate a sequence of steps for building up a nanospike in accordance with another embodiment of the nanospike manufacturing process. Representative cross-sections and corresponding plan views are shown one above the other for each step. In this embodiment the 90° rotation increments occur more frequently than in the embodiment shown inFIGS. 12A-12D . Therefore, the sputtering wafer spends less time at each position, resulting in smaller increments of the vertical build-up of the nanospike at a given position. As a result, in at least some embodiments, thenanospike 410 can be made in pyramid-like layers, for example layers 1310 a-1310 d. As the sputtering chuck spends ever shorter times atany given position, the rotation approximate a continuous rotation, producing a nanospike shaped as a cone with amore continuous outer surface. -
FIGS. 14A-14F illustrate several nanospikes in accordance with still further embodiments of the present technology. Combinations of the sputtering wafer rotation, the sputtering source strength and/or the sputtering source angle can produce nanospikes with different cross-sectional shapes. Some representative shapes are shown inFIGS. 14A-14F . For example,FIG. 14A illustrates a nanospike 410 a having a concave cross-section with a tip diameter D and height H. In some embodiments the height H can be about 1-1.5 μm. The nanospike 410 a can be covered by acover material 1410 a, which is an overlay layer generally thinner than the bulk material forming the nanospike 410 a. The nanospike 410 a and thecover material 1410 a can include different materials. For example, the nanospike material can be good electrical conductor, e.g., aluminum or copper, while thecover material 1410 a can be hard and/or abrasion resistant material, e.g., a carbide compound or titanium. In other embodiments, the cover material can resist or inhibit sticking to the solder or pad material, thus reducing the likelihood for contaminating the nanospike contactors. As will be described further below with reference toFIG. 18 , hard materials may provide for suitable coatings, even if they are not optimally electrically conductive.FIG. 14B illustrates ananospike 410 b with a concave cross-section, similar to the nanospike 410 a shown inFIG. 14A , but without thecover material 1410 a.FIG. 14C illustrates ananospike 410 c with a generally triangular cross-sectional shape having a height H and a base width D.FIG. 14D illustrates ananospike 410 d with a convex cross-section.FIGS. 14E and 14F illustrate nanospikes 410 e and 410 f with angled tips, which may improve the contact when the wafer translator (or other contact structure that carries the nanospikes) moves sideways during the contact with the contactor structure of the device under the test. The particular nanospike shape used for a given device under test can be selected based, for example, on the type, shape, and/or location of the contact structures carried by the device. -
FIGS. 15A-17B illustrate the photoresist openings and the corresponding nanospike shapes in accordance with yet further embodiments of the present technology.FIG. 15A is a plan view of a star-shapedphotoresist opening 1550, which, when used in conjunction with suitable sputtering chuck rotation increments, can produce a star-shapednanospike 410 g shown inFIG. 15B . Such a nanospike can be advantageous in some embodiments of the disclosed technology, for example to create a larger contact area between the nanospikes and the corresponding pads/solderballs.FIGS. 16A-16B illustrate a blade-shapedphotoresist opening 1650 and thecorresponding nanospike 410 h. The blade-shapednanospike 410 h can be advantageous when, for example, a sliding of the nanospike over the pad/solderball is expected or desired.FIGS. 17A-17B illustrate across-shaped photoresist opening 1650 and thecorresponding nanospike 410 h. Thecross-shaped nanospike 410 h can be used when, for example, it is difficult to lithographically manufacture corners of the mask for the star-shaped nanospikes. In other embodiments, the photoresist opening and the corresponding nanospikes can have other suitable shapes to meet particular application requirements. -
FIGS. 18A-18E illustrate a representative process for molding the nanospikes in accordance with an embodiment of the present technology.FIG. 18A shows ananospike manufacturing assembly 1800 having amolding substrate 1810 and amask 1820. Themolding substrate 1810 can be, for example, a silicon wafer having a <100> crystal orientation or other molding substrate material that is suitable for anisotropic etching. -
FIG. 18B shows thenanospike manufacturing assembly 1800 after a pattern ofmask openings 1825 has been created in themask 1820. The location of theopenings 1825 generally corresponds to the location of the nanospikes which will be manufactured on or in themolding substrate 1810. In at least some embodiments, the diameter (or other characteristic dimension) of eachopening 1825 approximates a desired diameter of a base of corresponding nanospike. -
FIG. 18C shows thenanospike manufacturing assembly 1800 after a pattern ofmold openings 1830 has been etched in themolding substrate 1810. In some embodiments, themolding substrate 1810 can be anisotropically etched using potassium hydroxide (KOH) or tetramethylammonium hydroxide (TMAH) and in other embodiments other anisotropic etchants are used. The shape ofmold openings 1830 can be different depending at least in part on the shape of theopenings 1825. For example, if themolding substrate 1810 is formed from <100> silicon, acircular mash opening 1825 results in a generallyconical mold opening 1830, while arectangular mash opening 1825 results in a generallypyramidal mold opening 1830. Furthermore, combinations of different shapes ofmash openings 1825 are used in other embodiments, resulting in corresponding combinations of shapes of themold openings 1830. -
FIG. 18D shows the nanospike manufacturing assembly after themask 1820 has been removed and ananospike material 1840 has been applied over themolding substrate 1810. In some embodiments, thenanospike material 1840 can include several materials. For example a seed conductive material can be applied first, followed by the remainder of thenanospike material 1840. -
FIG. 18E shows a process for separating thenanospike material 1840 from themolding substrate 1810. In some embodiments, thenanospike material 1840 can be mechanically peeled from themolding substrate 1810 as generally indicated by anarrow 1845. Themolding substrate 1810 can be reused to mold more nanospikes. In other embodiments, themolding substrate 1810 can be etched away leaving thenanospike material 1840 with thenanospikes 410 attached to thenanospike pad 420. After separation from themolding substrate 1810, thenanospike pad 420 carryingnanospikes 410 can be attached to a suitable board, for example the translator board 435 (FIG. 5 ) for contacting a device under test. - In a sample embodiment of a translator manufacturing method, the method can include: applying the
photoresist material 1820 over a first surface of themolding substrate 1810, patterning thephotoresist material 1820 to createapertures 1825 exposing portions of the first surface of the molding substrate, etching themolding substrate 1810 to formmold openings 1830 corresponding to theapertures 1825 of thephotoresist material 1820, removing thephotoresist material 1820 from the first surface of themolding substrate 1810, disposing thenanospike material 1840 into the mold openings to form thenanospikes 410, removing the nanospikes from the molding substrate, and attaching thenanospikes 410 to the wafer side of the translator. The sample embodiment can further include removing thenanospikes 410 from themolding substrate 1810 by etching away the molding substrate using an etchant selected from a group consisting of KOH and TMAH. Themolds 1830 can have a shape selected from a group consisting of a cone, a pyramid, and a combination thereof. An intermediate material can be applied over wafer-side contact pads on the translator, and thenanospikes 410 can be distributed over the intermediate material of the wafer-side contact pad. Thenanospikes 410 can be joined with the wafer-side contact pads by heating the nanospikes, the wafer-side contact pad, or both. -
FIG. 19 is a graph of electrical resistivity and Vickers hardness for several materials, e.g., materials suitable for nanospikes (the materials toward the left side of the graph) and materials suitable for representative contact pads (the materials toward the right side of the graph). The nanospike materials are generally selected to be harder than the contact pad materials to assure penetration of the pad materials (e.g., aluminum illustrated in the graph), and/or copper and tin based solders, which are softer than aluminum. In many applications, a layer of alumina (i.e., aluminum oxide) is the hardest material that can be expected on the contact pad. The nanospike material is also generally selected to be harder than the mating contact pad/solderball material on the device under test to increase the durability of the nanospikes. Since many nanospikes make contact with the corresponding pad/solderball, thus resulting in a relatively high cumulative contact area, the electrical conductivity of the nanospike material can be relatively low, yet can still produce acceptably high electrical conductivity of the nanospike based contactor. Therefore, in at least some embodiments, the nanospikes with relatively high electrical resistivity can perform well for as long as they are sufficiently hard. For example, tungsten carbide or hafnium carbide can be suitable nanospike materials based on their high hardness even though the electrical resistivity of these materials is higher than the electrical resistivity of commonly used electrical conductors like, for example, aluminum or copper. - From the foregoing, it will be appreciated that specific embodiments of the technology have been described herein for purposes of illustration, but that various modifications may be made without deviating from the disclosure. For example, in some embodiments, the nanospikes can be made by chemical etching, in addition to or in lieu of an additive process. The etching process may start by attaching wires having diameter of several microns to a metal substrate. Next, the substrate can be inverted and the wires repeatedly exposed to a chemical etchant by, for example, dipping the wires into an etchant pool. Because the etchant drains along the length of the wires, the tips of the wires tend to etch more than the bases of the wires, thus producing tapered (e.g., pointy) cones. The process can stop when the desired size of the nanospikes is achieved. In other embodiments, nanospikes having different sizes and/or shapes can be configured on a nanospike pad. Furthermore, in some embodiments of present technology, the
nanospike pads 420 can be carried by theinterposer board 130, which can directly contact the device under test, without the intermediate translator. The test stackup without the translator may be particularly applicable in cases for which the contact structures of the device under test are relatively large, thus not requiring a translator having smaller wafer-side pads and larger inquiry-side pads. In some embodiments of the present technology, the nanospikes can be made by applying a metal coating over a plastic substrate. Even a relatively small thickness of the metal coating can result in an acceptably low overall contact resistance because of the large surface area of the nanospikes in contact with the device under test. In some embodiments, the tip of the nanospikes can be planarized to create a blunted nanospike that may be more resistant to tip breakage. In some other embodiments, the nanospikes of different sizes can be used on same contactor. Furthermore, larger nanospikes can have smaller nanospikes on the side surfaces to, for example, decrease contact resistance by increasing the contact area. Furthermore, the smaller nanospikes can have different mechanical/electrical properties than the larger nanospikes. In some embodiments, the nanospikes can be used for contacting biological material, for example, tissue cells. The size of the nanospikes can generally correspond to the size of tissue cell or elements of the cell, for example proteins. - Moreover, while various advantages and features associated with certain embodiments have been described above in the context of those embodiments, other embodiments may also exhibit such advantages and/or features, and not all embodiments need necessarily exhibit such advantages and/or features to fall within the scope of the technology. Accordingly, the disclosure can encompass other embodiments not expressly shown or described herein.
Claims (26)
1. An apparatus for testing semiconductor dies, comprising:
a translator having a wafer side positioned to face toward a device under test, and an inquiry side facing away from the wafer side;
a plurality of wafer-side contact sites carried by the translator at the wafer side of the translator; and
a plurality of nanospikes carried by at least one wafer-side contact site.
2. The apparatus of claim 1 wherein the nanospikes are approximately 0.3-2 μm long.
3. The apparatus of claim 1 wherein the nanospikes are arranged in a grid with a spacing of approximately 0.3-2 μm from one nanospike to another.
4. (canceled)
5. The apparatus of claim 1 wherein a cross-section of the nanospikes is selected from a group consisting of generally concave, triangular, convex, and a combination thereof.
6. The apparatus of claim 1 wherein the nanospikes are generally perpendicular to the at least one wafer-side contact pad.
7. The apparatus of claim 1 wherein a shape of the nanospikes is selected from a group consisting of a star, a blade, a cross, a spike, and a combination thereof.
8. The apparatus of claim 1 wherein the nanospikes comprise a cover material.
9. (canceled)
10. The apparatus of claim 1 , further comprising:
a plurality of inquiry side contact sites on the inquiry side of the translator; and
an interposer having a plurality of interposer contacts in electrical contact with the inquiry side contact sites.
11. (canceled)
12. The apparatus of claim 10 wherein the inquiry side contact sites of the translator are larger than the contact sites at the wafer-side of the translator.
13-16. (canceled)
17. A method for establishing electrical communication with a device under test, comprising:
positioning the device under test proximate to a translator, wherein the device under test carries a plurality of contact structures, wherein the translator has a wafer side facing the device under test and an inquiry side facing away from the wafer-side, wherein the wafer side of the translator has a plurality of wafer-side contact sites; and
contacting one or more contact structures of the device under test with nanospikes carried by the wafer-side contact sites.
18. The method of claim 17 , further comprising:
positioning an interposer against the inquiry-side of the translator, wherein the interposer has a first side facing the translator and a second side facing away from the first side, wherein the first side of the interposer carries a plurality of interposer pins; and
contacting the inquiry side of the translator with the interposer pins.
19. (canceled)
20. The method of claim 18 wherein the device under test is a semiconductor wafer, the method further comprising applying a vacuum between the semiconductor wafer and the translator.
21. The method of claim 18 wherein the device under test is a packaged device.
22. (canceled)
23. The method of claim 18 , further comprising causing the nanospikes to move in a generally parallel direction with respect to the device under test.
24. A method for manufacturing a translator having a wafer side configured to face toward a device under test, and an inquiry side facing away from the wafer side, comprising:
applying a photoresist material over a first surface of a metal carrier;
patterning the photoresist material to create apertures exposing portions of the first surface of the metal carrier;
disposing nanospike material in the apertures of the photoresist material to form the nanospikes;
removing the photoresist material, at least in part, from the first surface of the metal carrier; and
attaching the nanospikes to the wafer side of the translator.
25. The method of claim 24 , further comprising thinning the metal carrier by removing a portion of the metal carrier facing away from the nanospikes.
26. The method of claim 24 , further comprising rotating the metal carrier to shape the nanospikes by controlling the disposing of the nanospike material in the apertures of the photoresist material.
27. The method of claim 24 wherein the nanospikes include a material selected from a group consisting of tantalum nitride, tungsten carbice, hafnium carbide, titanium carbide, titanium diboride, molybdenum carbide, alumina, rhenium diboride, and a combination thereof.
28. The method of claim 24 , further comprising separating the nanospikes from the metal carrier prior to attaching the nanospikes to the wafer-side of the translator.
29. The method of claim 24 , further comprising:
applying an intermediate material over wafer-side contact sites on the translator; and
distributing the nanospikes over the intermediate material of the wafer-side contact pad, wherein joining the nanospikes with a wafer-side contact pad includes heating the nanospikes, the wafer-side contact pad, or both.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/842,830 US20140176174A1 (en) | 2012-12-26 | 2013-03-15 | Designed asperity contactors, including nanospikes for semiconductor test, and associated systems and methods |
PCT/US2013/077680 WO2014105896A1 (en) | 2012-12-26 | 2013-12-24 | Designed asperity contactors, including nanospikes, for semiconductor test, and associated systems and methods |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261746000P | 2012-12-26 | 2012-12-26 | |
US13/842,830 US20140176174A1 (en) | 2012-12-26 | 2013-03-15 | Designed asperity contactors, including nanospikes for semiconductor test, and associated systems and methods |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140176174A1 true US20140176174A1 (en) | 2014-06-26 |
Family
ID=50973928
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/843,690 Active US9494618B2 (en) | 2012-12-26 | 2013-03-15 | Designed asperity contactors, including nanospikes, for semiconductor test using a package, and associated systems and methods |
US13/842,830 Abandoned US20140176174A1 (en) | 2012-12-26 | 2013-03-15 | Designed asperity contactors, including nanospikes for semiconductor test, and associated systems and methods |
US15/286,035 Active US9733272B2 (en) | 2012-12-26 | 2016-10-05 | Designed asperity contactors, including nanospikes, for semiconductor test using a package, and associated systems and methods |
US15/650,721 Abandoned US20180003737A1 (en) | 2012-12-26 | 2017-07-14 | Designed asperity contactors, including nanospikes, for semiconductor test, and associated systems and methods |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/843,690 Active US9494618B2 (en) | 2012-12-26 | 2013-03-15 | Designed asperity contactors, including nanospikes, for semiconductor test using a package, and associated systems and methods |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/286,035 Active US9733272B2 (en) | 2012-12-26 | 2016-10-05 | Designed asperity contactors, including nanospikes, for semiconductor test using a package, and associated systems and methods |
US15/650,721 Abandoned US20180003737A1 (en) | 2012-12-26 | 2017-07-14 | Designed asperity contactors, including nanospikes, for semiconductor test, and associated systems and methods |
Country Status (2)
Country | Link |
---|---|
US (4) | US9494618B2 (en) |
WO (2) | WO2014105896A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016200633A1 (en) * | 2015-06-10 | 2016-12-15 | Translarity, Inc. | Interdigitized polysymmetric fanouts, and associated systems and methods |
US20170176495A1 (en) * | 2015-12-21 | 2017-06-22 | Intel Corporation | Coated Probe Tips for Plunger Pins of an Integrated Circuit Package Test System |
US9775339B1 (en) | 2016-04-05 | 2017-10-03 | International Business Machines Corporation | Lateral silicon nanospikes fabricated using metal-assisted chemical etching |
US20220199475A1 (en) * | 2020-12-18 | 2022-06-23 | Psemi Corporation | Pcm metal shielding for wafer testing |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9494618B2 (en) * | 2012-12-26 | 2016-11-15 | Translarity, Inc. | Designed asperity contactors, including nanospikes, for semiconductor test using a package, and associated systems and methods |
TWM461790U (en) * | 2013-04-26 | 2013-09-11 | De-Xing Xiao | Probe with a curved contact ridge |
JP6392010B2 (en) * | 2014-07-03 | 2018-09-19 | 株式会社アドバンテスト | Test carrier |
CN109964277B (en) * | 2016-10-20 | 2023-08-11 | 德州仪器公司 | Method and apparatus for inspecting and removing defective integrated circuit packages |
KR20220014403A (en) | 2020-07-24 | 2022-02-07 | 삼성전자주식회사 | System for semiconductor package test and manufacturing method for semiconductor package using the same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5483741A (en) * | 1993-09-03 | 1996-01-16 | Micron Technology, Inc. | Method for fabricating a self limiting silicon based interconnect for testing bare semiconductor dice |
US5635846A (en) * | 1992-10-19 | 1997-06-03 | International Business Machines Corporation | Test probe having elongated conductor embedded in an elostomeric material which is mounted on a space transformer |
US20140179031A1 (en) * | 2012-12-26 | 2014-06-26 | Advanced Inquiry Systems, Inc. | Designed asperity contactors, including nanospikes, for semiconductor test using a package, and associated systems and methods |
Family Cites Families (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4931726A (en) * | 1987-06-22 | 1990-06-05 | Hitachi, Ltd. | Apparatus for testing semiconductor device |
US5177439A (en) * | 1991-08-30 | 1993-01-05 | U.S. Philips Corporation | Probe card for testing unencapsulated semiconductor devices |
US20030048108A1 (en) * | 1993-04-30 | 2003-03-13 | Beaman Brian Samuel | Structural design and processes to control probe position accuracy in a wafer test probe assembly |
US5592736A (en) | 1993-09-03 | 1997-01-14 | Micron Technology, Inc. | Fabricating an interconnect for testing unpackaged semiconductor dice having raised bond pads |
US6741085B1 (en) * | 1993-11-16 | 2004-05-25 | Formfactor, Inc. | Contact carriers (tiles) for populating larger substrates with spring contacts |
US5508627A (en) * | 1994-05-11 | 1996-04-16 | Patterson; Joseph M. | Photon assisted sub-tunneling electrical probe, probe tip, and probing method |
US20100065963A1 (en) * | 1995-05-26 | 2010-03-18 | Formfactor, Inc. | Method of wirebonding that utilizes a gas flow within a capillary from which a wire is played out |
US5876580A (en) | 1996-01-12 | 1999-03-02 | Micromodule Systems | Rough electrical contact surface |
EP0925510B1 (en) * | 1996-09-13 | 2007-04-11 | International Business Machines Corporation | Integrated compliant probe for wafer level test and burn-in |
US6140827A (en) * | 1997-12-18 | 2000-10-31 | Micron Technology, Inc. | Method and apparatus for testing bumped die |
US6799976B1 (en) | 1999-07-28 | 2004-10-05 | Nanonexus, Inc. | Construction structures and manufacturing processes for integrated circuit wafer probe card assemblies |
US6917525B2 (en) * | 2001-11-27 | 2005-07-12 | Nanonexus, Inc. | Construction structures and manufacturing processes for probe card assemblies and packages having wafer level springs |
JP3440243B2 (en) * | 2000-09-26 | 2003-08-25 | 株式会社アドバンストシステムズジャパン | Spiral contactor |
CN100339715C (en) * | 2001-04-13 | 2007-09-26 | 住友电气工业株式会社 | Contact probe |
US6713684B2 (en) * | 2001-11-01 | 2004-03-30 | Intel Corporation | Hole grid array package and socket technology |
DE102004010614B4 (en) * | 2004-03-02 | 2006-12-14 | Infineon Technologies Ag | A base semiconductor device for a semiconductor component stack and method of making the same |
US7649145B2 (en) * | 2004-06-18 | 2010-01-19 | Micron Technology, Inc. | Compliant spring contact structures |
KR20060062824A (en) | 2004-12-06 | 2006-06-12 | 주식회사 아이에스시테크놀러지 | Silicone connector for testing semiconductor package |
US7733106B2 (en) | 2005-09-19 | 2010-06-08 | Formfactor, Inc. | Apparatus and method of testing singulated dies |
US20070099410A1 (en) | 2005-10-31 | 2007-05-03 | Sawyer William D | Hard intermetallic bonding of wafers for MEMS applications |
US7923289B2 (en) * | 2006-03-31 | 2011-04-12 | International Rectifier Corporation | Process for fabricating a semiconductor package |
US8728409B2 (en) * | 2006-06-05 | 2014-05-20 | The United States Of America As Represented By The Secretary Of The Army | Apparatus and method for suspension wicking of nanoparticles into microchannels |
US8130007B2 (en) * | 2006-10-16 | 2012-03-06 | Formfactor, Inc. | Probe card assembly with carbon nanotube probes having a spring mechanism therein |
TWI360182B (en) * | 2007-10-05 | 2012-03-11 | Ind Tech Res Inst | Method for making a conductive film |
JP2009282003A (en) | 2008-05-22 | 2009-12-03 | Vision Development Co Ltd | Contact member |
US20090309238A1 (en) | 2008-06-13 | 2009-12-17 | Mun Leong Loke | Molded flip chip package with enhanced mold-die adhesion |
KR101099501B1 (en) | 2008-06-20 | 2011-12-27 | 주식회사 아이에스시테크놀러지 | Test socket, and fabrication method thereof and electrical connection apparatus |
US20100044860A1 (en) * | 2008-08-21 | 2010-02-25 | Tessera Interconnect Materials, Inc. | Microelectronic substrate or element having conductive pads and metal posts joined thereto using bond layer |
US8004076B2 (en) * | 2008-09-30 | 2011-08-23 | Intel Corporation | Microelectronic package with carbon nanotubes interconnect and method of making same |
JP2013540354A (en) * | 2010-09-28 | 2013-10-31 | アドバンスド インクワイアリー システムズ インコーポレイテッド | Wafer test system and related methods of use and manufacturing |
KR101709959B1 (en) * | 2010-11-17 | 2017-02-27 | 삼성전자주식회사 | Bump structure, semiconductor package having the bump structure, and method of manufacturing the semiconductor package |
US9207259B2 (en) * | 2011-06-10 | 2015-12-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probe card for probing integrated circuits |
US20130068292A1 (en) * | 2011-09-16 | 2013-03-21 | The Hong Kong University Of Science And Technology | Aluminum nanostructure array |
TWI443846B (en) * | 2011-11-01 | 2014-07-01 | Ind Tech Res Inst | Structure of transparent conductors |
US9229029B2 (en) * | 2011-11-29 | 2016-01-05 | Formfactor, Inc. | Hybrid electrical contactor |
-
2013
- 2013-03-15 US US13/843,690 patent/US9494618B2/en active Active
- 2013-03-15 US US13/842,830 patent/US20140176174A1/en not_active Abandoned
- 2013-12-24 WO PCT/US2013/077680 patent/WO2014105896A1/en active Application Filing
- 2013-12-24 WO PCT/US2013/077684 patent/WO2014105899A1/en active Application Filing
-
2016
- 2016-10-05 US US15/286,035 patent/US9733272B2/en active Active
-
2017
- 2017-07-14 US US15/650,721 patent/US20180003737A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5635846A (en) * | 1992-10-19 | 1997-06-03 | International Business Machines Corporation | Test probe having elongated conductor embedded in an elostomeric material which is mounted on a space transformer |
US5483741A (en) * | 1993-09-03 | 1996-01-16 | Micron Technology, Inc. | Method for fabricating a self limiting silicon based interconnect for testing bare semiconductor dice |
US20140179031A1 (en) * | 2012-12-26 | 2014-06-26 | Advanced Inquiry Systems, Inc. | Designed asperity contactors, including nanospikes, for semiconductor test using a package, and associated systems and methods |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016200633A1 (en) * | 2015-06-10 | 2016-12-15 | Translarity, Inc. | Interdigitized polysymmetric fanouts, and associated systems and methods |
US20170176495A1 (en) * | 2015-12-21 | 2017-06-22 | Intel Corporation | Coated Probe Tips for Plunger Pins of an Integrated Circuit Package Test System |
US10168357B2 (en) * | 2015-12-21 | 2019-01-01 | Intel Corporation | Coated probe tips for plunger pins of an integrated circuit package test system |
US9775339B1 (en) | 2016-04-05 | 2017-10-03 | International Business Machines Corporation | Lateral silicon nanospikes fabricated using metal-assisted chemical etching |
US20220199475A1 (en) * | 2020-12-18 | 2022-06-23 | Psemi Corporation | Pcm metal shielding for wafer testing |
US11670555B2 (en) * | 2020-12-18 | 2023-06-06 | Psemi Corporation | PCM metal shielding for wafer testing |
Also Published As
Publication number | Publication date |
---|---|
WO2014105896A1 (en) | 2014-07-03 |
WO2014105899A1 (en) | 2014-07-03 |
US20180003737A1 (en) | 2018-01-04 |
US20140179031A1 (en) | 2014-06-26 |
US20170074904A1 (en) | 2017-03-16 |
US9733272B2 (en) | 2017-08-15 |
US9494618B2 (en) | 2016-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20140176174A1 (en) | Designed asperity contactors, including nanospikes for semiconductor test, and associated systems and methods | |
US8149006B2 (en) | Probe card | |
KR100454546B1 (en) | Contact structure having silicon finger contactors and total stack-up structure using same | |
US6791345B2 (en) | Contactor for testing semiconductor device and manufacturing method thereof | |
US7710132B2 (en) | Method for making a conductive film and a probe card using the same | |
US7332921B2 (en) | Probe card and method for constructing same | |
US20020000815A1 (en) | Methods and structures for electronic probing arrays | |
US20090079455A1 (en) | Reduced scrub contact element | |
JP2003207523A (en) | Contactor, manufacturing method thereof, and contact method | |
US20080029763A1 (en) | Transmission Circuit, Connecting Sheet, Probe Sheet, Probe Card, Semiconductor Inspection System and Method of Manufacturing Semiconductor Device | |
KR20010086060A (en) | Probe card for probing wafers with raised contact elements | |
KR20000064001A (en) | Probe and probe card | |
CN109804254B (en) | Resistivity probe with movable needle | |
US11431115B2 (en) | Connectors for interconnecting microelectronic circuits | |
US6426636B1 (en) | Wafer probe interface arrangement with nonresilient probe elements and support structure | |
KR102002256B1 (en) | Film type probe card for RF chip test | |
US20100141290A1 (en) | Microspring array having reduced pitch contact elements | |
KR101420170B1 (en) | Contactor of test socket for semiconductor device and method of manufacturing the same | |
US5293516A (en) | Multiprobe apparatus | |
KR20000059206A (en) | Vertically moving probe and probe card | |
JP2000171483A (en) | Manufacture of semiconductor inspection device | |
US20240118315A1 (en) | Cryogenic probe card | |
KR20000059158A (en) | Probe, probe card and fabrication method of probe | |
KR200471926Y1 (en) | Vertical Probe |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED INQUIRY SYSTEMS, INC., OREGON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PRESTON, DOUGLAS A.;JOHNSON, MORGAN T.;REEL/FRAME:034762/0208 Effective date: 20130301 |
|
AS | Assignment |
Owner name: TRANSLARITY, INC., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:ADVANCED INQUIRY SYSTEMS, INC.;REEL/FRAME:035203/0773 Effective date: 20141117 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |