US20140156888A9 - Method and system for dynamically programmable serial/parallel bus interface - Google Patents

Method and system for dynamically programmable serial/parallel bus interface Download PDF

Info

Publication number
US20140156888A9
US20140156888A9 US13/800,693 US201313800693A US2014156888A9 US 20140156888 A9 US20140156888 A9 US 20140156888A9 US 201313800693 A US201313800693 A US 201313800693A US 2014156888 A9 US2014156888 A9 US 2014156888A9
Authority
US
United States
Prior art keywords
communication devices
information
protocol information
communication
radio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/800,693
Other versions
US20130191571A1 (en
Inventor
Andrew du Preez
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies International Sales Pte Ltd
Original Assignee
Broadcom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Broadcom Corp filed Critical Broadcom Corp
Priority to US13/800,693 priority Critical patent/US20140156888A9/en
Publication of US20130191571A1 publication Critical patent/US20130191571A1/en
Publication of US20140156888A9 publication Critical patent/US20140156888A9/en
Assigned to BANK OF AMERICA, N.A., AS COLLATERAL AGENT reassignment BANK OF AMERICA, N.A., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: BROADCOM CORPORATION
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BROADCOM CORPORATION
Assigned to BROADCOM CORPORATION reassignment BROADCOM CORPORATION TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Assignors: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Abandoned legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4286Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a handshaking protocol, e.g. RS232C link
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • Certain embodiments of the invention relate to coexistence in communication systems. More specifically, certain embodiments of the invention relate to a method and system for dynamically programmable serial/parallel bus interface.
  • portable media devices may be operable to provide a video output signal to a computer monitor or a television to allow display of, for example, digital photographs.
  • one possible output format may be a low-power FM transmission signal.
  • integrated multi-purpose portable devices comprising multi-radio devices or components may interfere with each other.
  • a method and/or system for dynamically programmable serial/parallel bus interface substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.
  • FIG. 1 is a block diagram illustrating an exemplary multi-radio system comprising a dynamically programmable serial/parallel bus interface, in accordance with an embodiment of the invention.
  • FIG. 2 is a block diagram illustrating an exemplary packet traffic arbitration system, in accordance with an embodiment of the invention.
  • FIG. 3 is a block diagram illustrating an exemplary multi-radio coexistence system comprising a dynamically programmable serial/parallel bus interface, in accordance with an embodiment of the invention.
  • FIG. 4A is a diagram illustrating an exemplary multi-protocol command structure, in accordance with various embodiments of the invention.
  • FIG. 4B is a diagram illustrating an exemplary protocol communication, in accordance with various embodiments of the invention.
  • Certain embodiments of the invention may be found in a method and system for dynamically programmable serial/parallel bus interface. Aspects of the invention may comprise performing in a first communication device coupled to a communication bus, attaching communication protocol information to a data signal for each data transaction with one or more other communication devices communicatively coupled to the communication bus. The one or more other communication devices utilizing the attached communication protocol information may be controlled utilizing the attached communication protocol information. The communication protocol information may be dynamically adjusted and/or adaptively adjusted.
  • the communication bus may be a serial or parallel communication bus.
  • the serial communication bus may be a two-wire, three-wire, or four-wire bus.
  • the attached communication protocol information comprises a multi-wire protocol, a 3-wire protocol, a Serial Peripheral Interface (SPI) protocol, a System Power Management Interface (SPMI), or an RF Bus protocol.
  • the communication devices may be radio transceivers, and the radio control access may be controlled utilizing the attached communication protocol information.
  • One or more clock counts in the attached communication protocol information may be adjusted to control one or more associated control signals.
  • FIG. 1 is a block diagram illustrating an exemplary multi-radio system comprising a dynamically programmable serial/parallel bus interface, in accordance with an embodiment of the invention.
  • a multi-radio device 102 comprising a processor 104 , memory 112 , and a plurality of radio transceivers, of which radio transceiver 106 a, radio transceiver 106 b, and radio receiver 106 c may be illustrated.
  • the multi-radio device 102 may be communicatively coupled to one or more antennas, of which antennas 108 a and 108 b may be illustrated.
  • WLAN Wireless Local Area Network
  • UWB UltraWideband
  • the multi-radio device 102 suitable logic, circuitry, interfaces and/or code that may be operable to generate and/or receive radio-frequency (RF) signals in accordance with one or more RF technologies.
  • the multi-radio device 102 may be operable to perform, for example, baseband signal processing in the processor 104 .
  • the processor 104 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to perform a variety of signal processing tasks and may comprise controlling of the radio transceivers 106 a through 106 c, for example.
  • the processor 104 may be operable to arbitrate packet traffic via a packet traffic arbiter 114 .
  • the packet traffic arbiter 114 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to control access to a transmission media for the radio transceivers 106 a through 106 c, for example.
  • the packet traffic arbiter 114 may be implemented via, for example, a processor 104 , and/or may be implemented via separate hardware.
  • the memory 112 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to store data and/or code that may be accessed by the processor 104 and/or the radio transceivers 106 a through 106 c (1-N).
  • the radio transceiver 106 a may comprise suitable logic, circuitry, interfaces and/or code that may be operable to generate RF signals and intermediate frequency (IF) signals from baseband signals, which may be communicated from the processor, in accordance with a radio frequency technology and/or standard.
  • the radio transceiver 106 a may comprise suitable logic, circuitry, interfaces and/or code that may be operable to receive RF signals via one or more antennas, for example, antennas 108 a and 108 b, and convert the RF signals to baseband signals.
  • the generated baseband signals may be desirably formatted for further processing in the processor 104 , for example.
  • the radio transceivers 106 b through 106 c (2-N) may be substantially similar to radio transceiver 106 a but may operate in accordance with different radio technologies.
  • the radio transceivers 106 a through 106 c (1-N) may, for example, generate and/or receive signals in accordance with cellular radio standards (UMTS, GSM, EDGE, HSDPA, EV-DO, COMA 2000 and others), broadband standards (for example WiMAX IEEE 802.16, WiBro), and short-range communication standards (WLAN IEEE 802.11, UWB, ZigBee and others).
  • the radio transceivers 106 a though 106 c may be operable to conform to multiple radio frequency technologies, for example when a radio transceiver may be a software-defined radio platform.
  • Each of the plurality of antennas communicatively coupled to the multi-radio device 102 may comprise suitable circuitry, logic, interfaces and/or code that may enable them to be communicatively coupled to one or more radio transceivers 106 a through 106 c.
  • Each of the radio transceiver 106 a through 106 c may be communicatively coupled to at least one antenna, and some antennas may be shared between a plurality of radio transceivers.
  • Each radio transceiver 106 a through 106 c may receive and/or transmit RF signals in accordance with an RF technology to/from another device, for example, a cellular basestation 110 a, a WiMAX basestation 110 b, a Bluetooth headphone 110 c, a WLAN access point 110 d, and/or a UWB access point 110 e.
  • the components of the multi-radio device 102 may be implemented in a single chip, or with multiple chips and associated circuitry.
  • FIG. 2 is a block diagram illustrating an exemplary packet traffic arbitration system, in accordance with an embodiment of the invention.
  • a packet traffic arbitration system 200 comprising a packet traffic arbiter 202 , a plurality of radio transceivers, of which radio transceiver 206 a through 206 (1-3) may be illustrated.
  • communication links 208 a, 208 b, and 208 c are also shown.
  • the packet traffic arbiter 202 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to control traffic flow and/or access to the radio resources of a plurality of radio transceivers in a system.
  • the packet traffic arbiter 202 may be substantially similar to the packet traffic arbiter 114 illustrated in FIG. 1 .
  • the radio transceivers 206 a, 206 b, and 206 c may be substantially similar to the radio transceivers in FIG. 1 .
  • the communication links 208 a, 208 b and 208 c may comprise suitable devices, interfaces and/or code that may be operable to facilitate communications between radio transceivers and the packet traffic arbiter (PTA).
  • PTA packet traffic arbiter
  • the radio transceivers may often be physically co-located. Some radio transceivers may operate in the same or similar frequency bands. Table 1 may show some exemplary radio technologies and their associated frequency bands:
  • Wireless Technology Frequency Band Cellular CDMAIGPRS 824-894 MHz, 800-960 MHz, 1170-1880 MHz, 1850-1900 MHz W-CDMA/UMTS 2110-2170 MHz EDGE 824-960 MHz, 1710/1990 MHz HSDPA 2110-2170 MHz Bluetooth 2.0 2.402-2.480 GHz UWB 3.6-10.1 GHz (and Bluetooth 3.0) WiFi 2.4 GHz, 5.15-5.825 GHz (IEEE 802.11 a/b/g/n) WiMAX/WiBro 2.3 GHz, 2.5 GHz, 3.3-3.8 GHz (IEEE 802.16a) FM 76-108 MHz GPS 1.2 GHz, 1.5-1.6 GHz DVB-H TV 1.6-1.7 GHz
  • radio transceivers may interfere with each other because of simultaneous or nearly simultaneous operation, and/or because one radio transceiver may desire to transmit while another radio transceiver may desire to receive, for example. In these instances, centralized traffic control
  • Exemplary interfaces comprising the 2-wire interface, the 3-wire interface, and the 4-wire interface may be utilized in some instances for interference avoidance. In some instances, these multi-wire interfaces may be proprietary.
  • the wire interfaces may, however, only work for two radio transceivers and may be used to improve Bluetooth-WLAN coexistence and/or antenna sharing in some instances.
  • the 3-wire interface for example, may be used for Bluetooth-WLAN coexistence, in accordance with the IEEE 802.15.2 Recommended Practice.
  • the PTA 202 may exchange information with the radio transceivers 206 a, 206 b, and 206 c via the communication links 208 a, 208 b, and 208 c.
  • the information exchanged may be used by the PTA 202 to coordinate receiving and transmitting activities by the radio transceivers, for example radio transceivers 206 a, 206 b, and 206 c.
  • the PTA 202 may employ coordination algorithms that may reduce or eliminate traffic collisions and increase efficiency.
  • exemplary information that may be communicated between the PTA 202 and the radio transceivers 206 a, 206 b, and 206 c may comprise transmission coordination information, handover information, and spectrum management information, to control the radio transceivers 206 a, 206 b, and 206 c efficiently.
  • coordination may aid in making handover decisions, for example in deciding to handover a phone call from a cellular radio transceiver to a Voice-over-IP (VoiP) call via a short-range radio transceiver, for example WLAN.
  • VoIP Voice-over-IP
  • a further benefit may be coordination of low-power activities by the radio transceivers.
  • scanning the spectrum for nearby nodes, or sending periodic messages to a nearby access point and/or basestation, or receiving broadcast information may be achieved more efficiently by the radio transceivers if they are coordinated.
  • a reduction in interference for such low-power activities, as well as in active transmission and reception activities may reduce power consumption and increase battery life, for example stand-by times.
  • by judiciously selecting desirable radio transceiver combinations and parameters it may be possible, for example, to receive Bluetooth frames concurrently with the transmission of WLAN acknowledgement (ACK) packets, by selecting desirable transmit power levels.
  • ACK WLAN acknowledgement
  • FIG. 3 is a block diagram illustrating an exemplary multi-radio coexistence system comprising a dynamically programmable serial/parallel bus interface, in accordance with an embodiment of the invention.
  • a coexistence system 300 comprising a serial bus 302 and a plurality of radio transceivers, of which radio transceivers 306 a through 306 f may be illustrated.
  • the serial bus 302 may comprise a serial data line 310 , and a serial clock line 312 .
  • the serial bus 302 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to communicate data between a plurality of communication entities that may be communicatively coupled to the serial bus 302 .
  • the serial bus 302 may comprise a serial data line 310 and a serial clock line 312 .
  • the serial data line 310 may be coupled to a supply voltage Vdd via a pull-up resistor 304 a
  • the serial clock line 312 may be coupled to the supply voltage Vdd via a pull-up resistor 304 b.
  • Each of the plurality of radio transmitters may comprise suitable logic, circuitry, interfaces and/or code that may be operable to generate RF signals and intermediate frequency (IF) signals from baseband signals that may be communicated from the processor, in accordance with a radio frequency technology and/or standard.
  • each of the radio transceivers 306 a through 306 f may be operable to communicate to each other and, in some instances, to other devices via the serial bus 302 .
  • any one radio transceiver for example, any one of radio transceivers 306 a through 306 f may be a packet traffic arbiter (PTA), in accordance with the needs in the system.
  • the PTA may be chosen from among the active nodes.
  • the PTA may be an inactive radio transmitter that may have sufficient extra processing power to coordinate among the plurality of radio transceivers.
  • the PTA node for example radio transceiver 306 c, as illustrated in FIG. 3 , may coordinate the activities of the plurality of radio transceivers to minimize the interference between them.
  • the radio transceivers 306 a through 306 f may be separate devices and it may be desirable to operate different devices with different communication protocols, or varying configurations of a same protocol.
  • the radio transceivers 306 a through 306 f may communicate via a 3-wire protocol, a Serial Peripheral Interface (SPI) protocol, a System Power Management Interface (SPMI), or a Nokia RF Bus (basic mode) protocol.
  • SPI Serial Peripheral Interface
  • SPMI System Power Management Interface
  • Nokia RF Bus basic mode
  • varying configurations of a same protocol may be used, for example SPMI with varying address and data field sizes for various slaves on the bus.
  • arbitrary multi-wire protocols may be operable on the serial bus 302 .
  • FIG. 4A is a diagram illustrating an exemplary multi-protocol command structure, in accordance with various embodiments of the invention. Referring to FIG.
  • an exemplary 128-bit command structure 400 comprising an Enable 0 (EN0) 402 field, an Enable 1 (EN1) 404 field, an Output Enable 0 (OE0) 406 field, an Output Enable 1 (OE1) 408 field, a Read Enable 0 (RDEN0) 410 field, a Read Enable 1 (RDEN1) 412 field, a Phase 0 (PHASE0) 414 field, a Length (LENGTH) 416 field, a Data [63:32] 418 field, and a Data [31:0] 420 field.
  • each data transaction may comprise protocol information
  • each slave device for example radio transceiver 306 b, may utilize a different communication protocol.
  • a communication protocol may be dynamically programmed, and adaptively adjusted.
  • the communication protocol data may be 64 bit as illustrated, in FIG. 4A , or any other arbitrary bit length.
  • the communication protocol data fields may be EN0 402 field, EN1 404 field, OE0 406 field, OE1 408 field, RDEN0 410 field, RDEN1 412 field, PHASE0 414 field, and LENGTH 416 field, as illustrated in FIG. 4A .
  • the communication protocol may comprise any other arbitrary, desirable data fields.
  • attaching protocol information for each transaction may allow dynamically programmable serial and/or parallel buses.
  • the EN0 402 field may comprise a clock count, for example, which may be used to define for how many clock cycles a logic zero may be enabled.
  • the EN1 404 field may comprise a clock count that may be used to define for how many clock cycles a logic zero may be enabled.
  • the Output Enable OEN0 406 field, the OEN1 408 field, the Read Enable RDEN0 410 field, and RDEN1 412 field may define clock counts.
  • the PHASE0 414 field may also be defined as a clock count, defining a phase change. A phase change may, for example, indicate whether a signal may be triggered on a rising-edge clock edge or a falling-edge clock edge.
  • the LENGTH 416 field may be used, for example, to define the length of the communication protocol information fields, to separate the data from the protocol data.
  • FIG. 4B is a diagram illustrating an exemplary protocol communication, in accordance with various embodiments of the invention. Referring to FIG. 4B , there is shown an internal clock signal CLK_INT 430 , an external clock signal CLK_EXT 432 , an enable signal EN 434 , and output enable signal OEN 436 , a read enable signal RDEN 438 , a phase signal (PHASE) 440 , and a data signal 442 .
  • the internal clock signal, CLK_INT 430 comprises, for example, an m-ary amplitude signal and associated timing information.
  • the external clock signal, CLK_EXT 432 comprises for example, an m-ary amplitude signal and associated timing information.
  • the enable signal, EN 434 comprises for example, an m-ary amplitude signal and associated timing information.
  • the EN 434 signal may be utilized to enable one or more device, circuitry, logic, and/or code.
  • the output enable signal, OEN 436 comprises for example, an m-ary amplitude signal and associated timing information.
  • the OEN 436 signal may be utilized to enable one or more outputs via circuitry, logic, and/or code.
  • the read enable signal, RDEN 438 comprises for example, an m-ary amplitude signal and associated timing information.
  • the RDEN 438 signal may be utilized to enable one or more read interfaces via circuitry, logic, and/or code.
  • the phase signal (PHASE) 440 comprises for example, an m-ary amplitude signal and associated timing information.
  • the PHASE 440 signal may be utilized to enable one or more phase interfaces via circuitry, logic, and/or code.
  • the data signal 442 comprises for example, an m-ary amplitude signal and associated timing information.
  • the data signal 442 signal may be utilized to enable data communications.
  • FIG. 4B may illustrate an exemplary time-signal diagram.
  • the EN 434 signal may be defined through the transitions/toggling from binary 1 to binary 0, defined by the clock counts in the EN0 402 and the EN1 404 fields, as illustrated in FIG. 4A and FIG. 4B .
  • the output enable OEN 436 may be defined through the clock counts given in OEN 406 and OEN1 408 as illustrated in FIG. 4A and FIG. 4B .
  • the read enable RDEN 438 may be defined through the clock counts given in RDEN0 410 and RDEN1 412 as illustrated in FIG. 4A and FIG. 4B .
  • the phase signal and the length of the transaction may be defined through the PHASE0 414 and LENGTH fields, respectively, as illustrated in FIG. 4A and FIG. 4B .
  • a method and system for multi-radio coexistence and a collaborative interface may comprise performing in a first communication device, for example radio transceiver 306 c, coupled to a communication bus 302 , attaching communication protocol information 400 to a data signal, for example data signal 442 for each data transaction with one or more other communication devices, for example radio transceivers 206 a, 206 b, 306 a or 306 b, communicatively coupled to the communication bus 302 .
  • the or more other communication devices for example radio transceivers 106 a through 106 c, may be controlled utilizing the attached communication protocol information 400 .
  • the communication protocol information 400 may be dynamically adjusted and/or adaptively adjusted, for example EN0 402 , EN1 404 , OEN0 406 , OEN1 408 , RDEN0 410 , RDEN1 412 , PHASE0 414 , and/or LENGTH 416 .
  • the communication bus 302 may be a serial or parallel communication bus.
  • the serial communication bus 302 may be a two-wire, three-wire, or four-wire bus.
  • the attached communication protocol information comprises a multi-wire protocol, a 3-wire protocol, a Serial Peripheral Interface (SPI) protocol, a System Power Management Interface (SPMI), or an RF Bus protocol.
  • SPI Serial Peripheral Interface
  • SPMI System Power Management Interface
  • the communication devices may be radio transceivers, for example radio transceivers 106 a through 106 c, and the radio control access may be controlled utilizing the attached communication protocol information 400 .
  • One or more clock counts, for example CLK_INT 430 or CLK_EXT 432 , in the attached communication protocol information may be adjusted to control one or more associated control signals.
  • Another embodiment of the invention may provide a machine-readable storage, having stored thereon, a computer program having at least one code section executable by a machine, thereby causing the machine to perform the steps•as described herein for dynamically programmable serial/parallel bus interface.
  • the present invention may be realized in hardware, software, or a combination of hardware and software.
  • the present invention may be realized in a centralized fashion in at least one computer system, or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited.
  • a typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein.
  • the present invention may also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods.
  • Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Information Transfer Systems (AREA)

Abstract

An apparatus, method, and system embodying some aspects of the present embodiments for arbitrating communication between multiple communication devices are provided. The arbitration system include two communication devices and a packet traffic arbiter. The communication devices can be configured to receive or transmit data transmissions. The data transmissions can comprise protocol information. The protocol information can comprise transmission coordination information, handover information, and spectrum information. The packet traffic arbiter can be configured to coordinate the data transmissions between the two communication devices. The coordination can reduce traffic collisions or interference between low-power activities of the two communication devices.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS/INCORPORATION BY REFERENCE
  • This is a continuation of U.S. application Ser. No. 12/755,755, filed Apr. 7, 2010. This application also makes reference to, claims priority to, and claims the benefit of U.S. Provisional Application Ser. No. 61/288,040, filed on Dec. 18, 2009. Both applications are incorporated herein in their entireties by reference thereto.
  • FIELD OF THE INVENTION
  • Certain embodiments of the invention relate to coexistence in communication systems. More specifically, certain embodiments of the invention relate to a method and system for dynamically programmable serial/parallel bus interface.
  • BACKGROUND OF THE INVENTION
  • Electronic communication has become prolific over the last decade. While electronic communication was initially limited to the desktop, recent trends have been to make communications, media content and the Internet available anytime, anywhere and, increasingly, on any device. Already now, it is quite common to find mobile devices such as cellular phones or Personal Digital Assistants (PDAs) that incorporate a large range of communication technologies and associated software. For example, fully featured web-browsers, email clients, MP3 players, instant messenger software, and Voice-over-IP may all be found on some recent devices.
  • In this same spirit of the ‘anytime, anywhere’ paradigm, there is a drive towards making content stored on portable devices available to a large number of devices over a variety of radio frequency technologies. For example, many portable media devices may be operable to provide a video output signal to a computer monitor or a television to allow display of, for example, digital photographs. For audio content, one possible output format may be a low-power FM transmission signal. Such integrated multi-purpose portable devices comprising multi-radio devices or components may interfere with each other.
  • Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with some aspects of the present invention as set forth in the remainder of the present application with reference to the drawings.
  • BRIEF SUMMARY OF THE INVENTION
  • A method and/or system for dynamically programmable serial/parallel bus interface, substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.
  • These and other advantages, aspects and novel features of the present invention, as well as details of an illustrated embodiment thereof, will be more fully understood from the following description and drawings.
  • BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS
  • FIG. 1 is a block diagram illustrating an exemplary multi-radio system comprising a dynamically programmable serial/parallel bus interface, in accordance with an embodiment of the invention.
  • FIG. 2 is a block diagram illustrating an exemplary packet traffic arbitration system, in accordance with an embodiment of the invention.
  • FIG. 3 is a block diagram illustrating an exemplary multi-radio coexistence system comprising a dynamically programmable serial/parallel bus interface, in accordance with an embodiment of the invention.
  • FIG. 4A is a diagram illustrating an exemplary multi-protocol command structure, in accordance with various embodiments of the invention.
  • FIG. 4B is a diagram illustrating an exemplary protocol communication, in accordance with various embodiments of the invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • Certain embodiments of the invention may be found in a method and system for dynamically programmable serial/parallel bus interface. Aspects of the invention may comprise performing in a first communication device coupled to a communication bus, attaching communication protocol information to a data signal for each data transaction with one or more other communication devices communicatively coupled to the communication bus. The one or more other communication devices utilizing the attached communication protocol information may be controlled utilizing the attached communication protocol information. The communication protocol information may be dynamically adjusted and/or adaptively adjusted. The communication bus may be a serial or parallel communication bus. The serial communication bus may be a two-wire, three-wire, or four-wire bus. The attached communication protocol information comprises a multi-wire protocol, a 3-wire protocol, a Serial Peripheral Interface (SPI) protocol, a System Power Management Interface (SPMI), or an RF Bus protocol. The communication devices may be radio transceivers, and the radio control access may be controlled utilizing the attached communication protocol information. One or more clock counts in the attached communication protocol information may be adjusted to control one or more associated control signals.
  • FIG. 1 is a block diagram illustrating an exemplary multi-radio system comprising a dynamically programmable serial/parallel bus interface, in accordance with an embodiment of the invention. Referring to FIG. 1, there is shown a multi-radio device 102, comprising a processor 104, memory 112, and a plurality of radio transceivers, of which radio transceiver 106 a, radio transceiver 106 b, and radio receiver 106 c may be illustrated. The multi-radio device 102 may be communicatively coupled to one or more antennas, of which antennas 108 a and 108 b may be illustrated. There is also shown a cellular base station 110 a, a WiMAX base station 110 b, headphones 110 c, a Wireless Local Area Network (WLAN) access point 110 d, and an UltraWideband (UWB) access point 110 e.
  • The multi-radio device 102 suitable logic, circuitry, interfaces and/or code that may be operable to generate and/or receive radio-frequency (RF) signals in accordance with one or more RF technologies. The multi-radio device 102 may be operable to perform, for example, baseband signal processing in the processor 104.
  • The processor 104 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to perform a variety of signal processing tasks and may comprise controlling of the radio transceivers 106 a through 106 c, for example. The processor 104 may be operable to arbitrate packet traffic via a packet traffic arbiter 114.
  • The packet traffic arbiter 114 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to control access to a transmission media for the radio transceivers 106 a through 106 c, for example. In accordance with various embodiments of the invention, the packet traffic arbiter 114 may be implemented via, for example, a processor 104, and/or may be implemented via separate hardware.
  • The memory 112 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to store data and/or code that may be accessed by the processor 104 and/or the radio transceivers 106 a through 106 c (1-N).
  • The radio transceiver 106 a may comprise suitable logic, circuitry, interfaces and/or code that may be operable to generate RF signals and intermediate frequency (IF) signals from baseband signals, which may be communicated from the processor, in accordance with a radio frequency technology and/or standard. In addition, the radio transceiver 106 a may comprise suitable logic, circuitry, interfaces and/or code that may be operable to receive RF signals via one or more antennas, for example, antennas 108 a and 108 b, and convert the RF signals to baseband signals. The generated baseband signals may be desirably formatted for further processing in the processor 104, for example. The radio transceivers 106 b through 106 c (2-N) may be substantially similar to radio transceiver 106 a but may operate in accordance with different radio technologies. The radio transceivers 106 a through 106 c (1-N) may, for example, generate and/or receive signals in accordance with cellular radio standards (UMTS, GSM, EDGE, HSDPA, EV-DO, COMA 2000 and others), broadband standards (for example WiMAX IEEE 802.16, WiBro), and short-range communication standards (WLAN IEEE 802.11, UWB, ZigBee and others). In some instances, the radio transceivers 106 a though 106 c may be operable to conform to multiple radio frequency technologies, for example when a radio transceiver may be a software-defined radio platform.
  • Each of the plurality of antennas communicatively coupled to the multi-radio device 102, for example antennas 108 a and 108 b, may comprise suitable circuitry, logic, interfaces and/or code that may enable them to be communicatively coupled to one or more radio transceivers 106 a through 106 c. Each of the radio transceiver 106 a through 106 c may be communicatively coupled to at least one antenna, and some antennas may be shared between a plurality of radio transceivers. Each radio transceiver 106 a through 106 c may receive and/or transmit RF signals in accordance with an RF technology to/from another device, for example, a cellular basestation 110 a, a WiMAX basestation 110 b, a Bluetooth headphone 110 c, a WLAN access point 110 d, and/or a UWB access point 110 e. In accordance with various embodiments of the invention, the components of the multi-radio device 102 may be implemented in a single chip, or with multiple chips and associated circuitry.
  • FIG. 2 is a block diagram illustrating an exemplary packet traffic arbitration system, in accordance with an embodiment of the invention. Referring to FIG. 2, there is shown a packet traffic arbitration system 200 comprising a packet traffic arbiter 202, a plurality of radio transceivers, of which radio transceiver 206 a through 206 (1-3) may be illustrated. There is also shown communication links 208 a, 208 b, and 208 c.
  • The packet traffic arbiter 202 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to control traffic flow and/or access to the radio resources of a plurality of radio transceivers in a system. In accordance with various embodiments of the invention, the packet traffic arbiter 202 may be substantially similar to the packet traffic arbiter 114 illustrated in FIG. 1.
  • The radio transceivers 206 a, 206 b, and 206 c may be substantially similar to the radio transceivers in FIG. 1.
  • The communication links 208 a, 208 b and 208 c may comprise suitable devices, interfaces and/or code that may be operable to facilitate communications between radio transceivers and the packet traffic arbiter (PTA).
  • In multi-radio systems as illustrated in FIG. 1, the radio transceivers may often be physically co-located. Some radio transceivers may operate in the same or similar frequency bands. Table 1 may show some exemplary radio technologies and their associated frequency bands:
  • TABLE 1
    Exemplary frequency bands
    Wireless Technology Frequency Band
    Cellular:
    CDMAIGPRS 824-894 MHz, 800-960 MHz, 1170-1880 MHz,
    1850-1900 MHz
    W-CDMA/UMTS 2110-2170 MHz
    EDGE 824-960 MHz, 1710/1990 MHz
    HSDPA 2110-2170 MHz
    Bluetooth 2.0 2.402-2.480 GHz
    UWB 3.6-10.1 GHz
    (and Bluetooth 3.0)
    WiFi 2.4 GHz, 5.15-5.825 GHz
    (IEEE 802.11 a/b/g/n)
    WiMAX/WiBro 2.3 GHz, 2.5 GHz, 3.3-3.8 GHz
    (IEEE 802.16a)
    FM 76-108 MHz
    GPS 1.2 GHz, 1.5-1.6 GHz
    DVB-H TV 1.6-1.7 GHz

    In some instances, radio transceivers may interfere with each other because of simultaneous or nearly simultaneous operation, and/or because one radio transceiver may desire to transmit while another radio transceiver may desire to receive, for example. In these instances, centralized traffic control that may help to avoid interference and hence errors, that may lead to lost packets.
  • Exemplary interfaces comprising the 2-wire interface, the 3-wire interface, and the 4-wire interface may be utilized in some instances for interference avoidance. In some instances, these multi-wire interfaces may be proprietary. The wire interfaces may, however, only work for two radio transceivers and may be used to improve Bluetooth-WLAN coexistence and/or antenna sharing in some instances. The 3-wire interface, for example, may be used for Bluetooth-WLAN coexistence, in accordance with the IEEE 802.15.2 Recommended Practice.
  • In accordance with various embodiments of the invention, the PTA 202 may exchange information with the radio transceivers 206 a, 206 b, and 206 c via the communication links 208 a, 208 b, and 208 c. The information exchanged may be used by the PTA 202 to coordinate receiving and transmitting activities by the radio transceivers, for example radio transceivers 206 a, 206 b, and 206 c. By exchanging desirable information between the radio transceivers and the PTA 202, the PTA 202 may employ coordination algorithms that may reduce or eliminate traffic collisions and increase efficiency. Thus, exemplary information that may be communicated between the PTA 202 and the radio transceivers 206 a, 206 b, and 206 c may comprise transmission coordination information, handover information, and spectrum management information, to control the radio transceivers 206 a, 206 b, and 206 c efficiently. In some instances, coordination may aid in making handover decisions, for example in deciding to handover a phone call from a cellular radio transceiver to a Voice-over-IP (VoiP) call via a short-range radio transceiver, for example WLAN. A further benefit may be coordination of low-power activities by the radio transceivers. For example, scanning the spectrum for nearby nodes, or sending periodic messages to a nearby access point and/or basestation, or receiving broadcast information may be achieved more efficiently by the radio transceivers if they are coordinated. A reduction in interference for such low-power activities, as well as in active transmission and reception activities may reduce power consumption and increase battery life, for example stand-by times. In some instances, by judiciously selecting desirable radio transceiver combinations and parameters, it may be possible, for example, to receive Bluetooth frames concurrently with the transmission of WLAN acknowledgement (ACK) packets, by selecting desirable transmit power levels.
  • FIG. 3 is a block diagram illustrating an exemplary multi-radio coexistence system comprising a dynamically programmable serial/parallel bus interface, in accordance with an embodiment of the invention. Referring to FIG. 3, there is shown a coexistence system 300 comprising a serial bus 302 and a plurality of radio transceivers, of which radio transceivers 306 a through 306 f may be illustrated. The serial bus 302 may comprise a serial data line 310, and a serial clock line 312.
  • The serial bus 302 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to communicate data between a plurality of communication entities that may be communicatively coupled to the serial bus 302. The serial bus 302 may comprise a serial data line 310 and a serial clock line 312. The serial data line 310 may be coupled to a supply voltage Vdd via a pull-up resistor 304 a, and the serial clock line 312 may be coupled to the supply voltage Vdd via a pull-up resistor 304 b.
  • Each of the plurality of radio transmitters, for example radio transceivers 306 a through 306 f, may comprise suitable logic, circuitry, interfaces and/or code that may be operable to generate RF signals and intermediate frequency (IF) signals from baseband signals that may be communicated from the processor, in accordance with a radio frequency technology and/or standard. In addition, each of the radio transceivers 306 a through 306 f, for example, may be operable to communicate to each other and, in some instances, to other devices via the serial bus 302.
  • In most instances, it may be desirable that any one radio transceiver, for example, any one of radio transceivers 306 a through 306 f may be a packet traffic arbiter (PTA), in accordance with the needs in the system. In this regard, the PTA may be chosen from among the active nodes. In some instances, the PTA may be an inactive radio transmitter that may have sufficient extra processing power to coordinate among the plurality of radio transceivers. The PTA node, for example radio transceiver 306 c, as illustrated in FIG. 3, may coordinate the activities of the plurality of radio transceivers to minimize the interference between them.
  • In accordance with various embodiments of the invention, the radio transceivers 306 a through 306 f may be separate devices and it may be desirable to operate different devices with different communication protocols, or varying configurations of a same protocol. For example, the radio transceivers 306 a through 306 f may communicate via a 3-wire protocol, a Serial Peripheral Interface (SPI) protocol, a System Power Management Interface (SPMI), or a Nokia RF Bus (basic mode) protocol. In another exemplary embodiment of the invention, varying configurations of a same protocol may be used, for example SPMI with varying address and data field sizes for various slaves on the bus. In accordance with various embodiments of the invention, arbitrary multi-wire protocols may be operable on the serial bus 302. In these instances, it may be desirable to use a communication protocol on the serial bus 302, for example, which may be able to communicate utilizing a plurality of protocols, and may not be hard-wired to a fixed communications protocol. By utilizing multiple protocols over the serial bus 302, the bus may be very flexible to protocol changes, and topology changes in the network. Thus, it may be desirable to attach protocol information to the data packets, as illustrated in FIG. 4A. FIG. 4A is a diagram illustrating an exemplary multi-protocol command structure, in accordance with various embodiments of the invention. Referring to FIG. 4A, there is shown an exemplary 128-bit command structure 400, comprising an Enable 0 (EN0) 402 field, an Enable 1 (EN1) 404 field, an Output Enable 0 (OE0) 406 field, an Output Enable 1 (OE1) 408 field, a Read Enable 0 (RDEN0) 410 field, a Read Enable 1 (RDEN1) 412 field, a Phase 0 (PHASE0) 414 field, a Length (LENGTH) 416 field, a Data [63:32] 418 field, and a Data [31:0] 420 field.
  • In accordance with various embodiments of the invention, it may be desirable to include protocol information with each data transaction. In this manner, a plurality of communication protocols may be supported. In particular, protocol information fields may be attached to the data packets, as illustrated in FIG. 4A. Because each data transaction may comprise protocol information, each slave device, for example radio transceiver 306 b, may utilize a different communication protocol. Thus, by sending protocol information with each data transaction, a communication protocol may be dynamically programmed, and adaptively adjusted. The communication protocol data may be 64 bit as illustrated, in FIG. 4A, or any other arbitrary bit length. The communication protocol data fields may be EN0 402 field, EN1 404 field, OE0 406 field, OE1 408 field, RDEN0 410 field, RDEN1 412 field, PHASE0 414 field, and LENGTH 416 field, as illustrated in FIG. 4A. Alternatively, the communication protocol may comprise any other arbitrary, desirable data fields. In addition, attaching protocol information for each transaction may allow dynamically programmable serial and/or parallel buses.
  • The EN0 402 field, may comprise a clock count, for example, which may be used to define for how many clock cycles a logic zero may be enabled. Similarly, the EN1 404 field, may comprise a clock count that may be used to define for how many clock cycles a logic zero may be enabled. Similarly, the Output Enable OEN0 406 field, the OEN1 408 field, the Read Enable RDEN0 410 field, and RDEN1 412 field may define clock counts. The PHASE0 414 field may also be defined as a clock count, defining a phase change. A phase change may, for example, indicate whether a signal may be triggered on a rising-edge clock edge or a falling-edge clock edge. The LENGTH 416 field may be used, for example, to define the length of the communication protocol information fields, to separate the data from the protocol data.
  • FIG. 4B is a diagram illustrating an exemplary protocol communication, in accordance with various embodiments of the invention. Referring to FIG. 4B, there is shown an internal clock signal CLK_INT 430, an external clock signal CLK_EXT 432, an enable signal EN 434, and output enable signal OEN 436, a read enable signal RDEN 438, a phase signal (PHASE) 440, and a data signal 442.
  • The internal clock signal, CLK_INT 430, comprises, for example, an m-ary amplitude signal and associated timing information. The external clock signal, CLK_EXT 432, comprises for example, an m-ary amplitude signal and associated timing information. The enable signal, EN 434, comprises for example, an m-ary amplitude signal and associated timing information. The EN 434 signal may be utilized to enable one or more device, circuitry, logic, and/or code. The output enable signal, OEN 436, comprises for example, an m-ary amplitude signal and associated timing information. The OEN 436 signal may be utilized to enable one or more outputs via circuitry, logic, and/or code. The read enable signal, RDEN 438, comprises for example, an m-ary amplitude signal and associated timing information. The RDEN 438 signal may be utilized to enable one or more read interfaces via circuitry, logic, and/or code. The phase signal (PHASE) 440, comprises for example, an m-ary amplitude signal and associated timing information. The PHASE 440 signal may be utilized to enable one or more phase interfaces via circuitry, logic, and/or code. The data signal 442 comprises for example, an m-ary amplitude signal and associated timing information. The data signal 442 signal may be utilized to enable data communications.
  • In accordance with various embodiments of the invention, FIG. 4B may illustrate an exemplary time-signal diagram. For example, the EN 434 signal may be defined through the transitions/toggling from binary 1 to binary 0, defined by the clock counts in the EN0 402 and the EN1 404 fields, as illustrated in FIG. 4A and FIG. 4B. Similarly, the output enable OEN 436 may be defined through the clock counts given in OEN 406 and OEN1 408 as illustrated in FIG. 4A and FIG. 4B. Similarly, the read enable RDEN 438 may be defined through the clock counts given in RDEN0 410 and RDEN1 412 as illustrated in FIG. 4A and FIG. 4B. The phase signal and the length of the transaction may be defined through the PHASE0 414 and LENGTH fields, respectively, as illustrated in FIG. 4A and FIG. 4B.
  • In accordance with an embodiment of the invention, a method and system for multi-radio coexistence and a collaborative interface may comprise performing in a first communication device, for example radio transceiver 306 c, coupled to a communication bus 302, attaching communication protocol information 400 to a data signal, for example data signal 442 for each data transaction with one or more other communication devices, for example radio transceivers 206 a, 206 b, 306 a or 306 b, communicatively coupled to the communication bus 302. The or more other communication devices, for example radio transceivers 106 a through 106 c, may be controlled utilizing the attached communication protocol information 400. The communication protocol information 400 may be dynamically adjusted and/or adaptively adjusted, for example EN0 402, EN1 404, OEN0 406, OEN1 408, RDEN0 410, RDEN1 412, PHASE0 414, and/or LENGTH 416. The communication bus 302 may be a serial or parallel communication bus. The serial communication bus 302 may be a two-wire, three-wire, or four-wire bus. The attached communication protocol information comprises a multi-wire protocol, a 3-wire protocol, a Serial Peripheral Interface (SPI) protocol, a System Power Management Interface (SPMI), or an RF Bus protocol. The communication devices may be radio transceivers, for example radio transceivers 106 a through 106 c, and the radio control access may be controlled utilizing the attached communication protocol information 400. One or more clock counts, for example CLK_INT 430 or CLK_EXT 432, in the attached communication protocol information may be adjusted to control one or more associated control signals.
  • Another embodiment of the invention may provide a machine-readable storage, having stored thereon, a computer program having at least one code section executable by a machine, thereby causing the machine to perform the steps•as described herein for dynamically programmable serial/parallel bus interface.
  • Accordingly, the present invention may be realized in hardware, software, or a combination of hardware and software. The present invention may be realized in a centralized fashion in at least one computer system, or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited. A typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein.
  • The present invention may also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods. Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form.
  • While the present invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular embodiment disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims.

Claims (20)

What is claimed is:
1. A method for arbitrating communication signals comprising:
transmitting modified data transactions, comprising protocol information, to two communication devices; and
coordinating reception and transmission of other data transactions by the two communication devices comprising reducing interference between low-power activities of the two communication devices using the protocol information.
2. The method of claim 1, wherein reducing the interference comprises reducing traffic collisions using the protocol information.
3. The method of claim 1, wherein coordinating further comprises controlling access by the two communication devices to radio resources.
4. The method of claim 1, wherein coordinating further comprises selecting transceiver parameters so the two communication devices can be used concurrently.
5. The method of claim 4, wherein the transceiver parameters comprise transmit power levels.
6. The method of claim 4, wherein the two communication devices use different protocols.
7. An apparatus comprising:
a transmission unit configured to transmit modified data transmissions, comprising protocol information, to two communication devices; and
an arbitration unit configured to coordinate reception and transmission of other data transactions of the two communication devices by reducing interference between low-power activities of the two communication device using the protocol information.
8. The apparatus of claim 7, wherein the reducing interference comprises reducing traffic collisions.
9. The apparatus of claim 7, wherein the two communication devices use different protocols.
10. The apparatus of claim 7, wherein the arbitration unit is further configured to select transceiver parameters such that the two communication devices can be used concurrently.
11. The apparatus of claim 10, wherein the transceiver parameters comprise transmit power levels.
12. A system for arbitrating communication signals comprising:
two communication devices configured to receive data transmissions, comprising protocol information; and
a packet traffic arbiter (PTA) configured to coordinate of the data transmissions of the two communication devices by reduce interference between low-power activities of the two communication devices.
13. The system of claim 12, wherein the PTA is farther configured to reduce traffic collisions using the protocol information.
14. The system of claim 12, wherein the PTA is further configured to control access of the two communication devices to a transmission media.
15. A method for arbitrating communication signals comprising:
receiving data transactions, comprising protocol information comprising coordination information, handover information, and spectrum information, from two communication devices; and
coordinating reception and transmission of the data transactions from the two communication devices using the protocol information contained within the data transactions.
16. The method of claim 15, wherein the coordination reduces traffic collisions.
17. The method of claim 15, wherein the coordination further comprises aiding in making handover decisions.
18. A system for arbitrating communication signals comprising:
two communication devices; and
a packet traffic arbiter (PTA) configured to receive data transmissions, comprising protocol information comprising transmission coordination information, handover information, and spectrum information, from the two communication devices and to coordinate reception and transmission of data transmissions from the two communication devices to reduce or eliminate traffic collisions using the protocol information.
19. The system of claim 18, wherein the coordination reduces traffic collisions.
20. The system of claim 18, wherein the coordination further comprises aiding in making handover decisions.
US13/800,693 2009-12-18 2013-03-13 Method and system for dynamically programmable serial/parallel bus interface Abandoned US20140156888A9 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/800,693 US20140156888A9 (en) 2009-12-18 2013-03-13 Method and system for dynamically programmable serial/parallel bus interface

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US28804009P 2009-12-18 2009-12-18
US12/755,755 US8429320B2 (en) 2009-12-18 2010-04-07 Method and system for dynamically programmable serial/parallel bus interface
US13/800,693 US20140156888A9 (en) 2009-12-18 2013-03-13 Method and system for dynamically programmable serial/parallel bus interface

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/755,755 Continuation US8429320B2 (en) 2009-12-18 2010-04-07 Method and system for dynamically programmable serial/parallel bus interface

Publications (2)

Publication Number Publication Date
US20130191571A1 US20130191571A1 (en) 2013-07-25
US20140156888A9 true US20140156888A9 (en) 2014-06-05

Family

ID=44152721

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/755,755 Active 2031-02-03 US8429320B2 (en) 2009-12-18 2010-04-07 Method and system for dynamically programmable serial/parallel bus interface
US13/800,693 Abandoned US20140156888A9 (en) 2009-12-18 2013-03-13 Method and system for dynamically programmable serial/parallel bus interface

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/755,755 Active 2031-02-03 US8429320B2 (en) 2009-12-18 2010-04-07 Method and system for dynamically programmable serial/parallel bus interface

Country Status (1)

Country Link
US (2) US8429320B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8959268B2 (en) * 2012-03-09 2015-02-17 Canon Kabushiki Kaisha Information processing apparatus, serial communication system, method of initialization of communication therefor and serial communication apparatus
US10278046B2 (en) * 2017-01-24 2019-04-30 GM Global Technology Operations LLC Selective antenna allocation
US10521392B2 (en) 2017-05-10 2019-12-31 Qualcomm Incorporated Slave master-write/read datagram payload extension
US11334134B2 (en) * 2020-09-30 2022-05-17 Qualcomm Incorporated Integrated circuit

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6473411B1 (en) * 1997-05-12 2002-10-29 Kabushiki Kaisha Toshiba Router device, datagram transfer method and communication system realizing handoff control for mobile terminals
US20090248929A1 (en) * 2008-03-27 2009-10-01 Ahmadreza Rofougaran Method and system for inter-pcb communications with wireline control
US20100077111A1 (en) * 2008-09-23 2010-03-25 David Holmes Apparatus and methods to communicatively couple field devices to controllers in a process control system

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2862471B2 (en) * 1992-11-23 1999-03-03 モトローラ・インコーポレイテッド electric circuit
US5936960A (en) * 1997-03-07 1999-08-10 Advanced Micro Devices, Inc. Apparatus for and method of communicating among devices interconnected on a bus
US6073197A (en) * 1997-08-21 2000-06-06 Advanced Micro Devices Inc. Apparatus for and method of communicating data among devices interconnected on a bus by using a signalling channel to set up communications
US7313378B2 (en) * 2003-11-26 2007-12-25 Starkey Laboratories, Inc. Tracking automatic gain control
US7440730B2 (en) * 2005-06-30 2008-10-21 Intel Corporation Device, system and method of multiple transceivers control
US7583625B2 (en) * 2006-04-06 2009-09-01 Broadcom Corporation Access point multi-level transmission power and protocol control based on the exchange of characteristics

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6473411B1 (en) * 1997-05-12 2002-10-29 Kabushiki Kaisha Toshiba Router device, datagram transfer method and communication system realizing handoff control for mobile terminals
US20090248929A1 (en) * 2008-03-27 2009-10-01 Ahmadreza Rofougaran Method and system for inter-pcb communications with wireline control
US20100077111A1 (en) * 2008-09-23 2010-03-25 David Holmes Apparatus and methods to communicatively couple field devices to controllers in a process control system

Also Published As

Publication number Publication date
US20130191571A1 (en) 2013-07-25
US8429320B2 (en) 2013-04-23
US20110153887A1 (en) 2011-06-23

Similar Documents

Publication Publication Date Title
US8345704B2 (en) Method and system for multi-radio coexistence and a collaborative interface
EP2465306B1 (en) Device, system and method of power management in a wireless area network
US7929912B2 (en) Apparatus for and method of Bluetooth and WiMAX coexistence in a mobile handset
CN101079777B (en) Wireless communication method and system
US7873385B2 (en) Antenna sharing techniques
KR101414661B1 (en) Asynchronous interface for multi-radio coexistence manager
US9031608B2 (en) Dual antenna topology for bluetooth and IEEE 802.11 wireless local area network devices
US8570964B2 (en) Device, system, and method of coordinating among multiple co-located wireless communication units
US20150092760A1 (en) Systems and methods for activity coordination in multi-radio terminals
WO2019242021A1 (en) Information measurement method, terminal device, and network device
US20140156888A9 (en) Method and system for dynamically programmable serial/parallel bus interface
US20100075600A1 (en) Wireless piconets, devices and methods that self-learn multi-frame slot patterns
KR20180103890A (en) Bus Ownership Handoff Techniques
US20140287795A1 (en) Mobile terminal and method of setting clock for communication interface
US20080004070A1 (en) Controlling method, controlling apparatus, communication device, computer program, computer program distribution medium and data processing method
US7979083B2 (en) Reducing interference from closely proximate wireless units
US20220322351A1 (en) Carrier aggregation bandwidth classes with overlapping bandwidth ranges
JP2013077893A (en) Semiconductor integrated circuit device and communication system
KR20200000860A (en) AD-HOC wireless communication system

Legal Events

Date Code Title Description
AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001

Effective date: 20160201

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001

Effective date: 20160201

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001

Effective date: 20170120

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001

Effective date: 20170120

AS Assignment

Owner name: BROADCOM CORPORATION, CALIFORNIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001

Effective date: 20170119