US20130342184A1 - Monolithic Group III-V Power Converter - Google Patents

Monolithic Group III-V Power Converter Download PDF

Info

Publication number
US20130342184A1
US20130342184A1 US13/927,578 US201313927578A US2013342184A1 US 20130342184 A1 US20130342184 A1 US 20130342184A1 US 201313927578 A US201313927578 A US 201313927578A US 2013342184 A1 US2013342184 A1 US 2013342184A1
Authority
US
United States
Prior art keywords
iii
nitride
power
power management
power switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/927,578
Inventor
Michael A. Briere
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies North America Corp
Original Assignee
International Rectifier Corp USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Rectifier Corp USA filed Critical International Rectifier Corp USA
Priority to US13/927,578 priority Critical patent/US20130342184A1/en
Assigned to INTERNATIONAL RECTIFIER CORPORATION reassignment INTERNATIONAL RECTIFIER CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BRIERE, MICHAEL A.
Publication of US20130342184A1 publication Critical patent/US20130342184A1/en
Assigned to Infineon Technologies Americas Corp. reassignment Infineon Technologies Americas Corp. MERGER AND CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES NORTH AMERICA CORP., INTERNATIONAL RECTIFIER CORPORATION
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
    • H01L27/0211—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique adapted for requirements of temperature
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0605—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits made of compound material, e.g. AIIIBV
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1588—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load comprising at least one synchronous rectifier element
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/8258—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using a combination of technologies covered by H01L21/8206, H01L21/8213, H01L21/822, H01L21/8252, H01L21/8254 or H01L21/8256
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003—Nitride compounds
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Definitions

  • III-nitride device including III-nitride power device, as called for herein refers to a semiconductor device that includes a III-nitride heterojunction having a conductive channel commonly referred to as a two-dimensional electron gas.
  • the III-nitride heterojunction would include two semiconductor bodies each being formed of a semiconductor alloy from the InAlGaN system.
  • This invention relates to semiconductor drivers and processes for their manufacture and more specifically relates to a novel integrated circuit employing plural III-nitride power devices and drivers therefor.
  • Integrated circuits are well known in which plural silicon devices are formed in a common chip or die. It is difficult to integrate certain kinds of circuits, for example, a buck converter circuit, which employs a power level synchronous MOSFET, a power level control MOSFET and the drivers therefor, especially in silicon because of device sizes and interconnections and the need for integrating high voltage and low voltage devices and their drivers in a single silicon die. Because of layout limitations, the connections between power devices and their predrivers would be relatively long and non-linear, introducing undesired parasitics.
  • the power stage is formed in a III-nitride-based semiconductor body, and integrated (for example, directly attached to the load or mounted as close as possible to the load) preferably with the load such that the distance between the load and the power stage is minimized.
  • the power stage may include III-nitride based power switches and III-nitride based predrivers for driving the power switches which are together mounted directly on the load or disposed as close as possible to the load.
  • the III-nitride-based power stage may use bumps (such as copper bumps) to be flip chip mounted to reduce or eliminate wirebonds, and thus further reduce parasitic resistance and inductance.
  • the power stage may be flip chip mounted on pads provided on the load or pads on a circuit board which is mounted on the load.
  • the load may be modified to include the proper circuitry to operate the power stage.
  • the load may operate the power stage eliminating the need for PWM drivers or the like circuits. That is, for example, a load such as a processor may include a PWM driver for controlling the power stage directly, instead of sending load requirements to a PWM stage.
  • the power stage may be physically integrated with the load, the power stage may be driven from an external PWM driver or the like driver.
  • An implementation according to the present invention is advantageous for the following reasons. While vertical conduction PN junction type devices (e.g. silicon devices) can satisfy the power requirements of a load efficiently, vertical conduction devices are difficult to integrate with a load such as a processor. Lateral PN junction type power devices can integrate well but cannot satisfy the power requirements of some loads such as processors efficiently (that is the current density of lateral devices are limited). Moreover, conventional devices generate a relatively large amount of heat during operation which would add to the thermal load of the load, an undesirable result.
  • vertical conduction PN junction type devices e.g. silicon devices
  • Lateral PN junction type power devices can integrate well but cannot satisfy the power requirements of some loads such as processors efficiently (that is the current density of lateral devices are limited).
  • conventional devices generate a relatively large amount of heat during operation which would add to the thermal load of the load, an undesirable result.
  • a III-nitride based power device can run at higher temperatures, is lateral and thus can integrate well with a processor, and can readily satisfy the power requirements of a processor. Moreover, III-nitride based devices occupy less area per power capability, and, therefore, it is possible to have a III-nitride based device mounted directly on or very close to a load such as a processor (e.g. on the same substrate as that used for the processor) with relative ease, Moreover, III-nitride based power devices can be operated at very high frequencies. As a result, the passives used in the power stage (e.g. inductor and capacitors in the output stage) can be reduced in size, which allows for the integration of the passives along with the power stage and the load. Moreover, III-nitride based devices have low charge. For all these reasons, the integration of a III-nitride based power stage with a conventional processor provides significant advantages not found in the prior art.
  • a lateral IC is formed in a substrate to define a power stage that includes plural III-nitride power switching devices and their predrivers and, if, desired, passive circuit components such as gate driver capacitors, on a single III-nitride heterojunction type structure with parallel spaced and elongated source, gate and drain lines which are interconnected on the device surface by short, straight conductors where needed.
  • the use of a lateral III-nitride device permits the efficient layout of the power III-nitride switches and of their driver switches which are separated by a simple insulation well or the like.
  • the end structure is monolithically integrated to form any desired circuit, such as d-c to d-c converters for use with mobile or other electronic applications, particularly, a buck converter for receiving an input battery voltage and producing a highly regulated, reduced output voltage as a power supply to other circuits.
  • d-c to d-c converters for use with mobile or other electronic applications
  • a buck converter for receiving an input battery voltage and producing a highly regulated, reduced output voltage as a power supply to other circuits.
  • a buck converter is formed, having a control switch and a synchronous switch which are interconnected such that the node between them is connected to an output inductor and capacitor as usual, while their drivers or predrivers, which provide the gate control signals for the control switch and synchronous switch are formed on extensions, in single respective chips, of the same source, gate and drain regions used for the power device.
  • the level shift circuit for the predrivers may also be integrated into the monolithic chip. This then permits a simplified layout for the device, which drastically reduces parasitics between the predrivers and power switches.
  • a device has reduced cost and uses small areas of a circuit board.
  • the integration of the control switch and synchronous switch and their drivers lead to reduced mounting and handling costs as compared to the costs of mounting and handling the very small parts when formed as discretes.
  • the performance of the device is improved, using suitable connections between the control switch and synchronous switch and their drivers, virtually eliminating parasitic inductance.
  • the cost is very small and performance is improved, with the devices being fast, low Q and low R for low loss. Further, there is a great reduction in parasitic impedances between the predrivers and the respective power switches.
  • the integrated chip may be conventionally packaged and mountable to a heat sink or the like.
  • the microprocessor chip for driving the drivers may be in the same package or closely spaced therefrom.
  • FIG. 1 illustrates a power management arrangement according to the prior art.
  • FIG. 2 illustrates a power management arrangement according to the present invention.
  • FIG. 3 illustrates a circuit diagram for a power management arrangement according to one embodiment of the present invention.
  • FIG. 4 illustrates schematically a top plan view of an integrated III-nitride semiconductor device that includes a power stage and a driver stage according to the present invention.
  • FIG. 5A is a cross-section taken across section line 5 A- 5 A in FIG. 4 viewed in the direction of the arrows.
  • FIG. 5B is a cross-sectional view taken along line 5 B- 5 B in FIG. 4 viewed in the direction of the arrows.
  • FIG. 6 illustrates a conventional arrangement involving a power stage and a processor.
  • FIGS. 7A-7C illustrate an arrangement according to the present invention resulting in reduced parasitics, e.g. parasitic inductances.
  • a power management arrangement includes a power stage 10 , a driver stage 12 operatively coupled to power stage 10 to control the operation of power stage 10 , a pulse width modulation (PWM) stage 14 operatively coupled to driver stage 12 to control the operation thereof, and a load stage 16 operatively coupled to power stage 10 to receive power from the same.
  • PWM pulse width modulation
  • PWM stage 14 uses a predetermined criteria in order to operate driver stage 12 .
  • a predetermined voltage level at the output of power stage 10 is used to determine whether driver stage 12 should operate power stage 10 to supply more power to load stage 16 .
  • the predetermined value used for the operation of PWM 14 may not necessarily correspond to the instantaneous and transient requirements of load stage 16 which may surpass the predetermined value set forth for the design.
  • load stage 16 may be a processor which requires a transitory requirement for more power that may surpass the predetermined value of the design. As a result, the operation of the processor may be limited by the predetermined value that limits the operation of PWM 14 .
  • PWM stage 14 is physically outside of load stage 16 and needs to be coupled to the same using, for example, wiring or the like.
  • parasitics e.g., parasitic inductances
  • parasitic inductances there may be parasitics which can limit the response time to a transitory power requirement by the load as may be reflected by the variation in the predetermined values, e.g., a transitory deficit of power reflected by a sudden loss of voltage at the output of power stage 10 .
  • PWM stage 14 and load stage 14 are integrated in order to reduce the parasitics, such as parasitic inductances, due to wiring or other packaging elements, whereby the speed of operation of the power management arrangement is improved.
  • PWM stage 14 is not only enabled to respond to predetermined values at, for example, the output of power stage 10 , but is enabled to respond to transitory requests from load stage 16 for more or less power.
  • load stage 16 may instruct PWM stage 14 to discontinue sending signals to driver stage 12 despite low voltage at the output of power stage 10 to avoid overheating.
  • load stage 16 may instruct PWM stage 14 to send signals to driver stage 12 to operate despite having a voltage at the output of power stage 10 that satisfies a predetermined voltage value.
  • load stage 16 may send signals to PWM stage 14 to send signals to driver stage 12 despite having a high enough voltage at the output of power stage 10 in order to ensure ample power supply for an anticipated transitory “processing job.” Thus, the speed of the load may be increased.
  • a power management arrangement includes power stage 10 that includes power switches for the control of the supply of power to load stage 16 .
  • power stage 10 includes two III-nitride switches 18 , 20 coupled in a half-bridge configuration and each preferably selected to operate in a DC-DC buck converter.
  • III-nitride switch 18 which is series connected between the high side V+ and output node V s of the half-bridge, is the control switch
  • III-nitride switch 20 which is series connected between output node V s and ground G, is the synchronous switch.
  • Driver stage 12 includes a high side driver, which is coupled to send drive signals to the gate of switch 18 , and low side driver, which is coupled to send drive signals to the gate of switch 20 .
  • High side driver includes a pair of high side driver switches 22 , 22 ′ coupled in a half-bridge configuration the output of which is coupled to send drive signals to the gate of switch 18
  • low side driver includes a pair of low side driver switches 24 , 24 ′ coupled in a half-bridge configuration the output of which is coupled to send drive signals to the gate of switch 20 .
  • switch 22 ′ is the low side switch in the high side driver half-bridge while switch 24 ′ is the low side switch in the low side driver half-bridge.
  • the high side driver is preferably level-shifted using a level shifter 26 .
  • a boot-strap capacitor 28 may be provided to provide the gate charge necessary for switch 18 .
  • a boot-strap diode 30 charges boot-strap capacitor 28 when switch 18 is off and V s swings to ground.
  • Each of the switches 18 , 20 , 22 , 22 ′, 24 , 24 ′ includes a drain, a source and a gate electrode.
  • Table I provides numeral identification for the drain, the source, and the gate of each switch.
  • load stage 16 includes PWM stage 14 , which is schematically shown, coupled to driver stage 12 to send control signals to the same.
  • high side driver switches 22 and 22 ′, and low side driver switches 24 , 24 ′ are also III-nitride switches. While switches 18 , 20 , 22 , 22 ′, 24 , 24 ′ can be enhancement mode devices or depletion mode devices, in one preferred embodiment, switches 18 , 20 of power stage 10 are depletion mode devices, while switches 22 , 22 ′ and 24 , 24 ′ are enhancement mode devices. Alternatively, switches 22 , 22 ′, 24 , 24 ′ may be depletion mode devices as well.
  • V s in a typical application may be coupled to an output circuit that includes an output inductor 35 series connected with V s and an output capacitor 37 that is connected between the inductor and ground as is conventionally known.
  • the output power is supplied to load stage 16 from the connection point between output inductor 35 and output capacitor 37 .
  • the high side driver and the low side driver are discretely packaged and are separately mounted and connected to their respective power switches over long connection paths.
  • the high and low side drivers and the power switches 18 and 20 are integrated into a common monolithic semiconductor die.
  • level shift circuit 26 and passives such as bootstrap capacitor 28 and bootstrap diode 30 may also be integrated into the common die.
  • FIGS. 4 , 5 A, and 5 B show one embodiment of a monolithic semiconductor die according to the present invention.
  • the basic chip includes, as shown in FIG. 4 , of a substrate 40 which is preferably silicon.
  • a conventional transition layer 41 e.g., AlN
  • GaN gallium nitride
  • An AlGaN layer 43 is formed atop layer 42 , to define a heterojunction having a carrier rich region conventionally referred to as two-dimensional electron gas (2-DEG) 44 .
  • the die may be constructed by other techniques with other layers, to define another type of III-nitride device.
  • an insulation or other barrier 50 is formed in the die and extends to at least the depth of GaN layer 42 to define a control device “well” to the left of (or on one side of) barrier 50 and a power device surface to the right of barrier 50 .
  • a trench may be formed in AlGaN layer 43 and filled with a dielectric to electrically isolate the control device well by interrupting the 2-DEG.
  • the trench may extend all the way to GaN layer 42 .
  • a plurality of spaced parallel electrodes are formed across the surface of the chip as shown in FIG. 4 and may be interrupted by the barrier 50 .
  • switches 18 , 20 , and switches 22 , 22 ′, 24 , 24 ′ may be isolated from one another using the same concept. Specifically, a trench that preferably extends through AIGaN layer 43 and is filled with a dielectric 50 may be provided between the switches as illustrated in order to interrupt the 2-DEG and thus render the switches electrically isolated.
  • Short wire bonds 39 are then employed (as illustrated by FIG. 4 ) to form the desired circuit of FIG. 3 .
  • conductive vias and bump contacts for flip chip mounting can be employed.
  • bootstrap capacitor 28 in the common die as best shown in FIG. 5A .
  • conductive layers 60 , 61 on the bottom of the Si substrate
  • dielectric layers 62 , 63 and bottom conductive layers 64 , 65 are employed such that layers 60 , 62 , 64 define bootstrap capacitor 28 .
  • Bootstrap capacitor 28 can also be integrated on the top of the common die of FIG. 4 or on the outer package of the device.
  • FIGS. 4 and 5A may be formed, at least partially by vias through the body of the common die.
  • FIGS. 4 and 5A defines a power block according to the present invention that includes a driver stage and a power stage.
  • a microprocessor 70 serving, for example, as the load stage 16 , is connected to suitably control a PWM stage or the like to operate the gates of driver switches 22 , 22 ′, 24 , 24 ′.
  • Power block may be mounted on the processor chip/module as close as possible to the chip or alongside the chip. In this manner, the advantages described above are realized.
  • One advantage of a monolithically formed power III-nitride switches 18 , 20 , and driver switches 22 , 22 ′, 24 , 24 ′ is the ease of the fabrication thereof Specifically, because heterojunction III-nitride power semiconductor devices take advantage of conduction through a 2-DEG, a single III-nitride heterojunction may be used as the basis for the active region of all switches 18 , 20 , 22 , 22 ′, 24 , 24 ′.
  • the isolation of the switches can also be relatively simple.
  • the power capability, switching speed, and breakdown rating of each switch can be simply designed by using the relationship between the drain, the source, and the gate electrodes of the device.
  • switches requiring more current conduction capability can have more active cells (e.g. synchronous switch 20 ), while switches requiring less current carrying capability (e.g. driver switches 22 , 22 ′, 24 , 24 ′) can have fewer active cells. Since the number of active cells is relatively easy to design in, integration of III-nitride switches to obtain a monolithic device according to the present invention is advantageously uncomplicated.
  • the path between power stage 100 and load 110 which can be, for example, a processor such as a CPU of a personal computer, includes a plurality of loops that introduce parasitics which reduce the speed of the arrangement as well as its efficiency.
  • the arrangement may include loops 130 , 140 , 150 , each including a parasitic resistance and a parasitic inductance.
  • the arrangement may further include PCB parasitics 170 due to packaging; e.g. wirebonding, circuit board traces, solder or the like.
  • the output inductance loop 120 which may be an output inductor, can reduce the di/dt to less than 350 A/ ⁇ s
  • output capacitor loop 130 which may be an electrolytic capacitor
  • ceramic bulk capacitors loop 140 can reduce di/dt to less than 400 A/ ⁇ s
  • ceramic caps loop 150 underneath the socket can reduce the di/dt to 1200 A/ ⁇ s.
  • the arrangement may further include a parasitic loop 160 due to the connectors of the load (e.g. CPU sockets or the like) which may further introduce parasitics into the arrangement.
  • a power stage according to the present invention can increase the switching speed to about 75 Mhz ( FIG. 7A ), which can in turn reduce the inductance of output inductance loop 120 , whereby di/dt can be increased to about 1500 A/ ⁇ s, or the switching speed can be increased to about 20 Mhz ( FIG. 7B ) to reduce the inductance of output inductance loop, thereby increasing di/dt to 6000 A/ ⁇ s.
  • FIG. 7C further reduction in parasitics can be achieved by disposing power stage 100 as close as possible to load 110 to shorten the path therebetween.
  • power stage 100 can be integrated with load 110 in order to reduce the parasitics and increase the switching speed with consequent reduction in the size of passives and increase in efficiency.

Abstract

A power arrangement that includes a monolithically integrated III-nitride power stage having III-nitride power switches and III-nitride driver switches.

Description

    RELATED APPLICATION
  • This application is based on and claims priority to the of U.S. Provisional Application Ser. No. 60/874,411, filed on Dec. 11, 2006, entitled MONOLITHICALLY INTEGRATED GaN POWER CONVERTER, to which a claim of priority is hereby made and the disclosure of which is incorporated by reference.
    • DEFINITION
  • III-nitride device, including III-nitride power device, as called for herein refers to a semiconductor device that includes a III-nitride heterojunction having a conductive channel commonly referred to as a two-dimensional electron gas. The III-nitride heterojunction would include two semiconductor bodies each being formed of a semiconductor alloy from the InAlGaN system.
    • FIELD OF THE INVENTION
  • This invention relates to semiconductor drivers and processes for their manufacture and more specifically relates to a novel integrated circuit employing plural III-nitride power devices and drivers therefor.
    • BACKGROUND OF THE INVENTION
  • Integrated circuits (ICs) are well known in which plural silicon devices are formed in a common chip or die. It is difficult to integrate certain kinds of circuits, for example, a buck converter circuit, which employs a power level synchronous MOSFET, a power level control MOSFET and the drivers therefor, especially in silicon because of device sizes and interconnections and the need for integrating high voltage and low voltage devices and their drivers in a single silicon die. Because of layout limitations, the connections between power devices and their predrivers would be relatively long and non-linear, introducing undesired parasitics.
  • It would however be very desirable to provide an integrated circuit containing the power semiconductors, their drivers and, in some cases, passive circuit components as well, particularly for ac to dc or dc to dc converters, which will occupy a small area on a board and have low cost. It would also be desirable to improve the performance of such devices by reducing the parasitic impedances particularly parasitic inductance caused by device layout and interconnections.
    • BRIEF DESCRIPTION OF THE INVENTION
  • According to one aspect of the present invention, the power stage is formed in a III-nitride-based semiconductor body, and integrated (for example, directly attached to the load or mounted as close as possible to the load) preferably with the load such that the distance between the load and the power stage is minimized. For example, the power stage may include III-nitride based power switches and III-nitride based predrivers for driving the power switches which are together mounted directly on the load or disposed as close as possible to the load.
  • The closeness of the III-nitride-based power stage and the load reduces parasitic inductances due to long leads and wires (present in the prior art) and thus improves the overall performance of the circuit. In one variation, the III-nitride based power stage may use bumps (such as copper bumps) to be flip chip mounted to reduce or eliminate wirebonds, and thus further reduce parasitic resistance and inductance. For example, the power stage may be flip chip mounted on pads provided on the load or pads on a circuit board which is mounted on the load.
  • According to another aspect of the present invention, the load may be modified to include the proper circuitry to operate the power stage. Thus, the load may operate the power stage eliminating the need for PWM drivers or the like circuits. That is, for example, a load such as a processor may include a PWM driver for controlling the power stage directly, instead of sending load requirements to a PWM stage.
  • In another variation, while the power stage may be physically integrated with the load, the power stage may be driven from an external PWM driver or the like driver.
  • An implementation according to the present invention is advantageous for the following reasons. While vertical conduction PN junction type devices (e.g. silicon devices) can satisfy the power requirements of a load efficiently, vertical conduction devices are difficult to integrate with a load such as a processor. Lateral PN junction type power devices can integrate well but cannot satisfy the power requirements of some loads such as processors efficiently (that is the current density of lateral devices are limited). Moreover, conventional devices generate a relatively large amount of heat during operation which would add to the thermal load of the load, an undesirable result.
  • A III-nitride based power device can run at higher temperatures, is lateral and thus can integrate well with a processor, and can readily satisfy the power requirements of a processor. Moreover, III-nitride based devices occupy less area per power capability, and, therefore, it is possible to have a III-nitride based device mounted directly on or very close to a load such as a processor (e.g. on the same substrate as that used for the processor) with relative ease, Moreover, III-nitride based power devices can be operated at very high frequencies. As a result, the passives used in the power stage (e.g. inductor and capacitors in the output stage) can be reduced in size, which allows for the integration of the passives along with the power stage and the load. Moreover, III-nitride based devices have low charge. For all these reasons, the integration of a III-nitride based power stage with a conventional processor provides significant advantages not found in the prior art.
  • In accordance with an aspect of the present invention, a lateral IC is formed in a substrate to define a power stage that includes plural III-nitride power switching devices and their predrivers and, if, desired, passive circuit components such as gate driver capacitors, on a single III-nitride heterojunction type structure with parallel spaced and elongated source, gate and drain lines which are interconnected on the device surface by short, straight conductors where needed. The use of a lateral III-nitride device permits the efficient layout of the power III-nitride switches and of their driver switches which are separated by a simple insulation well or the like.
  • The end structure is monolithically integrated to form any desired circuit, such as d-c to d-c converters for use with mobile or other electronic applications, particularly, a buck converter for receiving an input battery voltage and producing a highly regulated, reduced output voltage as a power supply to other circuits.
  • In one embodiment of the invention, a buck converter is formed, having a control switch and a synchronous switch which are interconnected such that the node between them is connected to an output inductor and capacitor as usual, while their drivers or predrivers, which provide the gate control signals for the control switch and synchronous switch are formed on extensions, in single respective chips, of the same source, gate and drain regions used for the power device. The level shift circuit for the predrivers may also be integrated into the monolithic chip. This then permits a simplified layout for the device, which drastically reduces parasitics between the predrivers and power switches.
  • A device according to the present invention has reduced cost and uses small areas of a circuit board. The integration of the control switch and synchronous switch and their drivers lead to reduced mounting and handling costs as compared to the costs of mounting and handling the very small parts when formed as discretes.
  • Further, the performance of the device is improved, using suitable connections between the control switch and synchronous switch and their drivers, virtually eliminating parasitic inductance.
  • As to advantages of the predrivers, the cost is very small and performance is improved, with the devices being fast, low Q and low R for low loss. Further, there is a great reduction in parasitic impedances between the predrivers and the respective power switches.
  • Substantial benefits are also obtained during fabrication of the predrivers with the power switches in that the predriver characteristics will be well matched, being subjected to the same oven temperatures, and deadtime is well optimized. Further, the trimming of the devices takes place at the same oven temperature.
  • The integrated chip may be conventionally packaged and mountable to a heat sink or the like. The microprocessor chip for driving the drivers may be in the same package or closely spaced therefrom.
  • Other features and advantages of the present invention will become apparent from the following description of the invention which refers to the accompanying drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates a power management arrangement according to the prior art.
  • FIG. 2 illustrates a power management arrangement according to the present invention.
  • FIG. 3 illustrates a circuit diagram for a power management arrangement according to one embodiment of the present invention.
  • FIG. 4 illustrates schematically a top plan view of an integrated III-nitride semiconductor device that includes a power stage and a driver stage according to the present invention.
  • FIG. 5A is a cross-section taken across section line 5A-5A in FIG. 4 viewed in the direction of the arrows.
  • FIG. 5B is a cross-sectional view taken along line 5B-5B in FIG. 4 viewed in the direction of the arrows.
  • FIG. 6 illustrates a conventional arrangement involving a power stage and a processor.
  • FIGS. 7A-7C illustrate an arrangement according to the present invention resulting in reduced parasitics, e.g. parasitic inductances.
    •  DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION
  • Referring to FIG. 1, a power management arrangement according to the prior art includes a power stage 10, a driver stage 12 operatively coupled to power stage 10 to control the operation of power stage 10, a pulse width modulation (PWM) stage 14 operatively coupled to driver stage 12 to control the operation thereof, and a load stage 16 operatively coupled to power stage 10 to receive power from the same.
  • In prior art arrangements, to maintain the proper supply of power to load stage 16, PWM stage 14 uses a predetermined criteria in order to operate driver stage 12. For example, a predetermined voltage level at the output of power stage 10 is used to determine whether driver stage 12 should operate power stage 10 to supply more power to load stage 16. In many designs, the predetermined value used for the operation of PWM 14 may not necessarily correspond to the instantaneous and transient requirements of load stage 16 which may surpass the predetermined value set forth for the design. For example, load stage 16 may be a processor which requires a transitory requirement for more power that may surpass the predetermined value of the design. As a result, the operation of the processor may be limited by the predetermined value that limits the operation of PWM 14.
  • Moreover, in conventional designs, PWM stage 14 is physically outside of load stage 16 and needs to be coupled to the same using, for example, wiring or the like. As a result, there may be parasitics (e.g., parasitic inductances) which can limit the response time to a transitory power requirement by the load as may be reflected by the variation in the predetermined values, e.g., a transitory deficit of power reflected by a sudden loss of voltage at the output of power stage 10.
  • Referring to FIG. 2, according to one aspect of the present invention, PWM stage 14 and load stage 14 are integrated in order to reduce the parasitics, such as parasitic inductances, due to wiring or other packaging elements, whereby the speed of operation of the power management arrangement is improved.
  • According to another aspect of the present invention, PWM stage 14 is not only enabled to respond to predetermined values at, for example, the output of power stage 10, but is enabled to respond to transitory requests from load stage 16 for more or less power. For example, load stage 16 may instruct PWM stage 14 to discontinue sending signals to driver stage 12 despite low voltage at the output of power stage 10 to avoid overheating. Or, conversely, load stage 16 may instruct PWM stage 14 to send signals to driver stage 12 to operate despite having a voltage at the output of power stage 10 that satisfies a predetermined voltage value. For example, if load stage 16 is a processor, it may send signals to PWM stage 14 to send signals to driver stage 12 despite having a high enough voltage at the output of power stage 10 in order to ensure ample power supply for an anticipated transitory “processing job.” Thus, the speed of the load may be increased.
  • Referring now to FIG. 3, a power management arrangement according to an embodiment of the present invention includes power stage 10 that includes power switches for the control of the supply of power to load stage 16. According to one aspect of the present invention, power stage 10 includes two III- nitride switches 18, 20 coupled in a half-bridge configuration and each preferably selected to operate in a DC-DC buck converter. Thus, III-nitride switch 18, which is series connected between the high side V+ and output node Vs of the half-bridge, is the control switch, while III-nitride switch 20, which is series connected between output node Vs and ground G, is the synchronous switch.
  • Driver stage 12 includes a high side driver, which is coupled to send drive signals to the gate of switch 18, and low side driver, which is coupled to send drive signals to the gate of switch 20. High side driver includes a pair of high side driver switches 22, 22′ coupled in a half-bridge configuration the output of which is coupled to send drive signals to the gate of switch 18, and low side driver includes a pair of low side driver switches 24, 24′ coupled in a half-bridge configuration the output of which is coupled to send drive signals to the gate of switch 20. Note that switch 22′ is the low side switch in the high side driver half-bridge while switch 24′ is the low side switch in the low side driver half-bridge. The high side driver is preferably level-shifted using a level shifter 26. Thus, according to one preferred embodiment, a boot-strap capacitor 28 may be provided to provide the gate charge necessary for switch 18. As is known from conventional designs, a boot-strap diode 30 charges boot-strap capacitor 28 when switch 18 is off and Vs swings to ground.
  • Each of the switches 18, 20, 22, 22′, 24, 24′ includes a drain, a source and a gate electrode. For better understanding of the Figures herein, Table I provides numeral identification for the drain, the source, and the gate of each switch.
  • TABLE I
    SWITCH SOURCE DRAIN GATE
    18 18S 18D 18G
    20 20S 20D 20G
    22 22S 22D 22G
    22′ 22′S 22′D 22′G
    24 24S 24D 24G
    24′ 24′S 24′D 24′G
  • Note that according to an aspect of the present invention, load stage 16 includes PWM stage 14, which is schematically shown, coupled to driver stage 12 to send control signals to the same.
  • According to another aspect of the present invention, high side driver switches 22 and 22′, and low side driver switches 24, 24′ are also III-nitride switches. While switches 18, 20, 22, 22′, 24, 24′ can be enhancement mode devices or depletion mode devices, in one preferred embodiment, switches 18, 20 of power stage 10 are depletion mode devices, while switches 22, 22′ and 24, 24′ are enhancement mode devices. Alternatively, switches 22, 22′, 24, 24′ may be depletion mode devices as well.
  • It should be noted that while the arrangement according to the present invention is illustrated with a buck converter type circuit, it is to be understood that an arrangement according to the present invention can be adapted for any desired type of buck/boost dc to dc or ac to dc converter type circuit.
  • It should be further noted that Vs in a typical application may be coupled to an output circuit that includes an output inductor 35 series connected with Vs and an output capacitor 37 that is connected between the inductor and ground as is conventionally known. Thus, in a typical application the output power is supplied to load stage 16 from the connection point between output inductor 35 and output capacitor 37.
  • Conventionally, the high side driver and the low side driver are discretely packaged and are separately mounted and connected to their respective power switches over long connection paths.
  • In accordance with the present invention, the high and low side drivers and the power switches 18 and 20 are integrated into a common monolithic semiconductor die. If desired, level shift circuit 26 and passives such as bootstrap capacitor 28 and bootstrap diode 30 may also be integrated into the common die. FIGS. 4, 5A, and 5B show one embodiment of a monolithic semiconductor die according to the present invention.
  • In FIGS. 4 and 5A, the same numerals identify the same circuit components of FIG. 3. The basic chip includes, as shown in FIG. 4, of a substrate 40 which is preferably silicon. A conventional transition layer 41 (e.g., AlN) is disposed on silicon substrate 40 and receives thereon a gallium nitride (GaN) layer 42. An AlGaN layer 43 is formed atop layer 42, to define a heterojunction having a carrier rich region conventionally referred to as two-dimensional electron gas (2-DEG) 44. The die may be constructed by other techniques with other layers, to define another type of III-nitride device.
  • In accordance with one aspect of the present invention, and as best shown in FIG. 4 and FIG. 5B, an insulation or other barrier 50 is formed in the die and extends to at least the depth of GaN layer 42 to define a control device “well” to the left of (or on one side of) barrier 50 and a power device surface to the right of barrier 50. Specifically, a trench may be formed in AlGaN layer 43 and filled with a dielectric to electrically isolate the control device well by interrupting the 2-DEG. Preferably, the trench may extend all the way to GaN layer 42. A plurality of spaced parallel electrodes are formed across the surface of the chip as shown in FIG. 4 and may be interrupted by the barrier 50. Further, note that, switches 18, 20, and switches 22, 22′, 24, 24′ may be isolated from one another using the same concept. Specifically, a trench that preferably extends through AIGaN layer 43 and is filled with a dielectric 50 may be provided between the switches as illustrated in order to interrupt the 2-DEG and thus render the switches electrically isolated.
  • Short wire bonds 39 are then employed (as illustrated by FIG. 4) to form the desired circuit of FIG. 3. Alternatively, conductive vias and bump contacts for flip chip mounting can be employed.
  • It is also possible to integrate bootstrap capacitor 28 in the common die as best shown in FIG. 5A. Thus, conductive layers 60, 61 (on the bottom of the Si substrate); dielectric layers 62, 63 and bottom conductive layers 64, 65 are employed such that layers 60, 62, 64 define bootstrap capacitor 28.
  • Bootstrap capacitor 28 can also be integrated on the top of the common die of FIG. 4 or on the outer package of the device.
  • The various interconnections in FIGS. 4 and 5A may be formed, at least partially by vias through the body of the common die.
  • The structure of FIGS. 4 and 5A defines a power block according to the present invention that includes a driver stage and a power stage. A microprocessor 70, serving, for example, as the load stage 16, is connected to suitably control a PWM stage or the like to operate the gates of driver switches 22, 22′, 24, 24′. Power block may be mounted on the processor chip/module as close as possible to the chip or alongside the chip. In this manner, the advantages described above are realized.
  • One advantage of a monolithically formed power III- nitride switches 18, 20, and driver switches 22, 22′, 24, 24′ is the ease of the fabrication thereof Specifically, because heterojunction III-nitride power semiconductor devices take advantage of conduction through a 2-DEG, a single III-nitride heterojunction may be used as the basis for the active region of all switches 18, 20, 22, 22′, 24, 24′. The isolation of the switches can also be relatively simple. Moreover, the power capability, switching speed, and breakdown rating of each switch can be simply designed by using the relationship between the drain, the source, and the gate electrodes of the device. Thus, for example, switches requiring more current conduction capability can have more active cells (e.g. synchronous switch 20), while switches requiring less current carrying capability (e.g. driver switches 22, 22′, 24, 24′) can have fewer active cells. Since the number of active cells is relatively easy to design in, integration of III-nitride switches to obtain a monolithic device according to the present invention is advantageously uncomplicated.
  • Referring now to FIG. 6, in a prior art power arrangement the path between power stage 100 and load 110, which can be, for example, a processor such as a CPU of a personal computer, includes a plurality of loops that introduce parasitics which reduce the speed of the arrangement as well as its efficiency. The arrangement may include loops 130, 140, 150, each including a parasitic resistance and a parasitic inductance. the arrangement may further include PCB parasitics 170 due to packaging; e.g. wirebonding, circuit board traces, solder or the like. Thus, for example, at a switching frequency of about 300 Khz, the output inductance loop 120, which may be an output inductor, can reduce the di/dt to less than 350 A/μs, output capacitor loop 130, which may be an electrolytic capacitor, can reduce the di/dt to less than 100 A/μs, ceramic bulk capacitors loop 140 can reduce di/dt to less than 400 A/μs, and ceramic caps loop 150 underneath the socket can reduce the di/dt to 1200 A/μs. The arrangement may further include a parasitic loop 160 due to the connectors of the load (e.g. CPU sockets or the like) which may further introduce parasitics into the arrangement.
  • Referring now to FIGS. 7A-7C, a power stage according to the present invention can increase the switching speed to about 75 Mhz (FIG. 7A), which can in turn reduce the inductance of output inductance loop 120, whereby di/dt can be increased to about 1500 A/μs, or the switching speed can be increased to about 20 Mhz (FIG. 7B) to reduce the inductance of output inductance loop, thereby increasing di/dt to 6000 A/μs. Referring specifically to FIG. 7C, further reduction in parasitics can be achieved by disposing power stage 100 as close as possible to load 110 to shorten the path therebetween. For example, power stage 100 can be integrated with load 110 in order to reduce the parasitics and increase the switching speed with consequent reduction in the size of passives and increase in efficiency.
  • Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.

Claims (22)

1-42. (canceled)
43-55. (canceled)
56: A power management arrangement comprising:
a driver stage including a first III-Nitride transistor and a second III-Nitride transistor;
said driver stage configured to drive a III-Nitride power switch;
said III-Nitride power switch configured to power a load stage;
said load stage including a control circuitry configured to provide control signals to said driver stage.
57: The power management arrangement of claim 56 wherein said driver stage including said first III-Nitride transistor and said second III-Nitride transistor, and said III-Nitride power switch are integrated in a single substrate.
58: The power management arrangement of claim 56 wherein said second III-Nitride transistor, and said III-Nitride power switch comprise high electron mobility transistors (HEMTs).
59: The power management arrangement of claim 56 wherein said first III-Nitride transistor and said second III-Nitride transistor are enhancement mode devices, and said III-Nitride power switch is a depletion mode device.
60: The power management arrangement of claim 56 wherein one of said first III-Nitride transistor and said second III-Nitride transistor is an enhancement mode device.
61: The power management arrangement of claim 56 wherein one of said first III-Nitride transistor and said second III-Nitride transistor is a depletion mode device.
62: The power management arrangement of claim 56 further comprising:
another III-Nitride power switch;
said driver stage including a third III-Nitride transistor and a fourth III-Nitride transistor for driving said another III-Nitride power switch.
63: The power management arrangement of claim 62 wherein one of said III-Nitride power switch and said another III-Nitride power switch is an enhancement mode device.
64: The power management arrangement of claim 62 wherein one of said III-Nitride power switch and said another III-Nitride power switch is a depletion mode device.
65: A power management arrangement comprising:
a driver stage including an enhancement mode III-Nitride transistor and a depletion mode III-Nitride transistor;
said driver stage configured to drive a III-Nitride power switch;
said III-Nitride power switch configured to power a load stage;
said load stage including a control circuitry configured to provide control signals to said driver stage.
66: The power management arrangement of claim 65 wherein said driver stage including said enhancement mode III-Nitride transistor and said depletion mode III-Nitride transistor, and said III-Nitride power switch are integrated in a single substrate.
67: The power management arrangement of claim 65 wherein said enhancement mode III-Nitride transistor, said depletion mode III-Nitride transistor, and said III-Nitride power switch comprise high electron mobility transistors (HEMTs).
68: The power management arrangement of claim 65 further comprising:
another III-Nitride power switch;
said driver stage including another enhancement mode III-Nitride transistor and another depletion mode III-Nitride transistor for driving said another III-Nitride power switch.
69: The power management arrangement of claim 68 wherein one of said III-Nitride power switch and said another III-Nitride power switch is an enhancement mode device.
70: The power management arrangement of claim 68 wherein one of said III-Nitride power switch and said another III-Nitride power switch is a depletion mode device.
71: A power management device comprising:
a monolithic semiconductor die integrated on a silicon substrate;
said monolithic semiconductor die having a first III-nitride power semiconductor device and a second III-nitride power semiconductor device coupled to said first III-nitride power semiconductor device in a half-bridge configuration;
said half-bridge configuration including a first driver half-bridge arrangement and a second driver half-bridge arrangement.
72: The power management device of claim 71, wherein said first driver half-bridge arrangement comprises an enhancement mode III-nitride switch.
73: The power management device of claim 71, wherein said second driver half-bridge arrangement comprises an enhancement mode III-nitride switch.
74: The power management device of claim 71, wherein said first driver half-bridge arrangement comprises a depletion mode III-nitride switch.
75: The power management device of claim 71, wherein said second driver half-bridge arrangement comprises a depletion mode III-nitride switch.
US13/927,578 2006-12-11 2013-06-26 Monolithic Group III-V Power Converter Abandoned US20130342184A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/927,578 US20130342184A1 (en) 2006-12-11 2013-06-26 Monolithic Group III-V Power Converter

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US87441106P 2006-12-11 2006-12-11
US11/999,552 US7863877B2 (en) 2006-12-11 2007-12-04 Monolithically integrated III-nitride power converter
US12/927,962 US8148964B2 (en) 2006-12-11 2010-11-29 Monolithic III-nitride power converter
US13/431,888 US8476885B2 (en) 2006-12-11 2012-03-27 Monolithic group III-V power converter
US13/927,578 US20130342184A1 (en) 2006-12-11 2013-06-26 Monolithic Group III-V Power Converter

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/431,888 Continuation US8476885B2 (en) 2006-12-11 2012-03-27 Monolithic group III-V power converter

Publications (1)

Publication Number Publication Date
US20130342184A1 true US20130342184A1 (en) 2013-12-26

Family

ID=39497188

Family Applications (4)

Application Number Title Priority Date Filing Date
US11/999,552 Active 2028-09-07 US7863877B2 (en) 2006-12-11 2007-12-04 Monolithically integrated III-nitride power converter
US12/927,962 Active US8148964B2 (en) 2006-12-11 2010-11-29 Monolithic III-nitride power converter
US13/431,888 Active US8476885B2 (en) 2006-12-11 2012-03-27 Monolithic group III-V power converter
US13/927,578 Abandoned US20130342184A1 (en) 2006-12-11 2013-06-26 Monolithic Group III-V Power Converter

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US11/999,552 Active 2028-09-07 US7863877B2 (en) 2006-12-11 2007-12-04 Monolithically integrated III-nitride power converter
US12/927,962 Active US8148964B2 (en) 2006-12-11 2010-11-29 Monolithic III-nitride power converter
US13/431,888 Active US8476885B2 (en) 2006-12-11 2012-03-27 Monolithic group III-V power converter

Country Status (4)

Country Link
US (4) US7863877B2 (en)
JP (1) JP5185604B2 (en)
KR (1) KR100921545B1 (en)
DE (1) DE102007058726A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016028967A1 (en) * 2014-08-20 2016-02-25 Navitas Semiconductor, Inc. Power transistor with distributed gate
US9667147B2 (en) 2012-10-23 2017-05-30 Renesas Electronics Corporation Semiconductor device with DC/DC converter circuit
US10651843B1 (en) * 2015-01-30 2020-05-12 Navitas Semiconductor, Inc. Bidirectional GaN switch with built-in bias supply and integrated gate drivers
US20220278605A1 (en) * 2019-04-04 2022-09-01 Navitas Semiconductor Limited Bootstrap power supply circuit

Families Citing this family (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7928702B2 (en) * 2005-04-13 2011-04-19 International Rectifier Corporation Driving circuit for use with high voltage depletion-mode semiconductor switches
US8674670B2 (en) * 2006-11-28 2014-03-18 International Rectifier Corporation DC/DC converter with depletion-mode III-nitride switches
US7999365B2 (en) * 2007-08-03 2011-08-16 International Rectifier Corporation Package for monolithic compound semiconductor (CSC) devices for DC to DC converters
US8659275B2 (en) * 2008-01-11 2014-02-25 International Rectifier Corporation Highly efficient III-nitride power conversion circuit
US8063616B2 (en) 2008-01-11 2011-11-22 International Rectifier Corporation Integrated III-nitride power converter circuit
US7965126B2 (en) 2008-02-12 2011-06-21 Transphorm Inc. Bridge circuits and their components
US9559590B2 (en) * 2008-03-06 2017-01-31 Infineon Technologies Austria Ag Methods and apparatus for a power supply
US9159679B2 (en) * 2008-09-15 2015-10-13 International Rectifier Corporation Semiconductor package with integrated passives and method for fabricating same
US8289065B2 (en) 2008-09-23 2012-10-16 Transphorm Inc. Inductive load power switching circuits
US9502973B2 (en) * 2009-04-08 2016-11-22 Infineon Technologies Americas Corp. Buck converter with III-nitride switch for substantially increased input-to-output voltage ratio
KR101660871B1 (en) * 2009-04-08 2016-09-28 이피션트 파워 컨버젼 코퍼레이션 Bumped, self-isolated gan transistor chip with electrically isolated back surface
US7915645B2 (en) * 2009-05-28 2011-03-29 International Rectifier Corporation Monolithic vertically integrated composite group III-V and group IV semiconductor device and method for fabricating same
KR101632314B1 (en) * 2009-09-11 2016-06-22 삼성전자주식회사 Field Effect Semiconductor Device and Manufacturing Method of the Same
US8138529B2 (en) * 2009-11-02 2012-03-20 Transphorm Inc. Package configurations for low EMI circuits
US8816497B2 (en) 2010-01-08 2014-08-26 Transphorm Inc. Electronic devices and components for high efficiency power circuits
US8624662B2 (en) * 2010-02-05 2014-01-07 Transphorm Inc. Semiconductor electronic components and circuits
US9219058B2 (en) * 2010-03-01 2015-12-22 Infineon Technologies Americas Corp. Efficient high voltage switching circuits and monolithic integration of same
US8981380B2 (en) * 2010-03-01 2015-03-17 International Rectifier Corporation Monolithic integration of silicon and group III-V devices
JP5488256B2 (en) * 2010-06-25 2014-05-14 三菱電機株式会社 Power semiconductor device
JP2012019625A (en) * 2010-07-08 2012-01-26 Ricoh Co Ltd Drive circuit, semiconductor device with drive circuit, switching regulator and electronic apparatus having them
US8389348B2 (en) * 2010-09-14 2013-03-05 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanism of forming SiC crystalline on Si substrates to allow integration of GaN and Si electronics
JP5584090B2 (en) 2010-10-22 2014-09-03 トランスフォーム・ジャパン株式会社 DC-DC converter
US8786327B2 (en) * 2011-02-28 2014-07-22 Transphorm Inc. Electronic components with reactive filters
JP5556726B2 (en) * 2011-04-04 2014-07-23 サンケン電気株式会社 Switching circuit
US20120274366A1 (en) * 2011-04-28 2012-11-01 International Rectifier Corporation Integrated Power Stage
CN102420444B (en) * 2011-09-15 2014-06-11 凹凸电子（武汉）有限公司 Single wire communication system and single wire communication implementing method
US9154045B2 (en) 2011-10-07 2015-10-06 Raytheon Company Distributed power conditioning with DC-DC converters implemented in heterogeneous integrated circuit
US9209176B2 (en) 2011-12-07 2015-12-08 Transphorm Inc. Semiconductor modules and methods of forming the same
US8648643B2 (en) 2012-02-24 2014-02-11 Transphorm Inc. Semiconductor power modules and devices
KR101946006B1 (en) 2012-03-14 2019-02-08 삼성전자주식회사 Power Management Chip and Power Management Device having the same
US8803246B2 (en) 2012-07-16 2014-08-12 Transphorm Inc. Semiconductor electronic components with integrated current limiters
JP6031883B2 (en) * 2012-08-08 2016-11-24 富士通株式会社 Semiconductor integrated circuit and power supply circuit
US20140070627A1 (en) * 2012-09-07 2014-03-13 International Rectifier Corporation Integrated Group III-V Power Stage
US9287778B2 (en) * 2012-10-08 2016-03-15 Nvidia Corporation Current parking response to transient load demands
US9178421B2 (en) * 2012-10-30 2015-11-03 Nvidia Corporation Multi-stage power supply with fast transient response
US9171738B2 (en) 2012-12-18 2015-10-27 Infineon Technologies Austria Ag Systems and methods for integrating bootstrap circuit elements in power transistors and other devices
US9059076B2 (en) 2013-04-01 2015-06-16 Transphorm Inc. Gate drivers for circuits based on semiconductor devices
JP6277429B2 (en) 2013-05-20 2018-02-14 パナソニックＩｐマネジメント株式会社 Semiconductor device
US9537425B2 (en) 2013-07-09 2017-01-03 Transphorm Inc. Multilevel inverters and their components
US9406674B2 (en) * 2013-07-12 2016-08-02 Infineon Technologies Americas Corp. Integrated III-nitride D-mode HFET with cascoded pair half bridge
US9502401B2 (en) 2013-08-16 2016-11-22 Infineon Technologies Austria Ag Integrated circuit with first and second switching devices, half bridge circuit and method of manufacturing
KR102123517B1 (en) * 2013-08-19 2020-06-16 에스케이하이닉스 주식회사 Semiconductor device, semiconductor system including the same and method for operating semiconductor device
JP6171861B2 (en) * 2013-11-07 2017-08-02 富士通株式会社 Charge / discharge signal circuit and DCDC converter
CN104638882B (en) * 2013-11-12 2017-11-24 登丰微电子股份有限公司 Signal level transfer circuit and DC-DC decompression conversion control circuit
US20150162321A1 (en) 2013-12-09 2015-06-11 International Rectifier Corporation Composite Power Device with ESD Protection Clamp
US20150162832A1 (en) * 2013-12-09 2015-06-11 International Rectifier Corporation Group III-V Voltage Converter with Monolithically Integrated Level Shifter, High Side Driver, and High Side Power Switch
JP6558359B2 (en) * 2014-02-24 2019-08-14 パナソニック株式会社 Semiconductor device
US9543940B2 (en) 2014-07-03 2017-01-10 Transphorm Inc. Switching circuits having ferrite beads
US9590494B1 (en) 2014-07-17 2017-03-07 Transphorm Inc. Bridgeless power factor correction circuits
DE102015011718A1 (en) * 2014-09-10 2016-03-10 Infineon Technologies Ag Rectifier device and arrangement of rectifiers
US9571093B2 (en) 2014-09-16 2017-02-14 Navitas Semiconductor, Inc. Half bridge driver circuits
US9401612B2 (en) 2014-09-16 2016-07-26 Navitas Semiconductor Inc. Pulsed level shift and inverter circuits for GaN devices
US9613891B2 (en) 2015-02-24 2017-04-04 Navitas Semiconductor, Inc. Electronic packages for flip chip devices
WO2016149146A1 (en) 2015-03-13 2016-09-22 Transphorm, Inc. Paralleling of switching devices for high power circuits
US10453956B2 (en) * 2015-04-02 2019-10-22 Delta Electronics, Inc. Semiconductor packaging structure
FR3036897B1 (en) 2015-05-29 2018-06-15 Wupatec CONTINUOUS-CONTINUOUS CONVERTER BLOCK, CONTINUOUS-CONTINUOUS CONVERTER COMPRISING SAME, AND ASSOCIATED ENVELOPE MONITORING SYSTEM
WO2017062056A1 (en) 2015-10-09 2017-04-13 Hrl Laboratories, Llc GaN-ON-SAPPHIRE MONOLITHICALLY INTEGRATED POWER CONVERTER
FR3044492B1 (en) 2015-11-27 2017-11-17 Amcad Eng CONTINUOUS-CONTINUOUS CONVERTER PACK WITH MULTIPLE POWER SUPPLY VOLTAGES, CONTINUOUS CONTINUOUS CONVERTER WITH MULTIPLE POWER SUPPLY VOLTAGES COMPRISING SAME, AND ASSOCIATED ENVELOPE MONITORING SYSTEM
US10084448B2 (en) * 2016-06-08 2018-09-25 Eridan Communications, Inc. Driver interface methods and apparatus for switch-mode power converters, switch-mode power amplifiers, and other switch-based circuits
US10063149B2 (en) 2016-11-23 2018-08-28 Apple Inc. Multi-phase switching power converter module stack
US10319648B2 (en) 2017-04-17 2019-06-11 Transphorm Inc. Conditions for burn-in of high power semiconductors
CN109856565B (en) * 2018-12-27 2021-04-27 北京清盛电气科技研究院有限公司 Power loop test circuit of non-isolated DC/DC converter and control method
US11658236B2 (en) * 2019-05-07 2023-05-23 Cambridge Gan Devices Limited III-V semiconductor device with integrated power transistor and start-up circuit

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5068571A (en) * 1989-07-19 1991-11-26 U.S. Philips Corporation Switched bridge circuit
US5631588A (en) * 1994-03-29 1997-05-20 Sgs-Thomson Microelectronics, S.R.L. Power output stage with limited current absorption during high-impedance phase
US20020167023A1 (en) * 2001-05-11 2002-11-14 Cree Lighting Company And Regents Of The University Of California Group-III nitride based high electron mobility transistor (HEMT) with barrier/spacer layer
US20030042404A1 (en) * 2001-09-05 2003-03-06 The Boeing Company III-Nitride laser activated semiconductor switch and associated methods of fabrication and operation
US20040041169A1 (en) * 2002-08-26 2004-03-04 Fan Ren GaN-type enhancement MOSFET using hetero structure
US20050134357A1 (en) * 2003-12-17 2005-06-23 Fedigan Stephen J. Modulated transistor gate driver with planar pulse transformer
US20060060871A1 (en) * 2004-01-23 2006-03-23 International Rectifier Corp. Enhancement mode III-nitride FET
US7113038B2 (en) * 2002-04-19 2006-09-26 Koninklijke Philips Electronics N.V. Power amplifier
US7112995B2 (en) * 2003-08-22 2006-09-26 Idaho Research Foundation, Inc. Low voltage to high voltage level shifter and related methods
US20060279351A1 (en) * 2005-04-13 2006-12-14 International Rectifier Corporation Driving circuit for use with high voltage bidirectional semiconductor switches
US20070025123A1 (en) * 2005-08-01 2007-02-01 Monolithic Power Systems, Inc. Isolated gate driver circuit for power switching devices
US20070139839A1 (en) * 2005-12-16 2007-06-21 Nec Electronics Corporation Overcurrent detection circuit and switching circuit
US20080258184A1 (en) * 2004-07-08 2008-10-23 Igor Sankin Normally-off integrated JFET power switches in wide bandgap semiconductors and methods of making
US7465997B2 (en) * 2004-02-12 2008-12-16 International Rectifier Corporation III-nitride bidirectional switch
US20090233414A1 (en) * 2005-10-20 2009-09-17 Shah Pankaj B Method for fabricating group III-nitride high electron mobility transistors (HEMTs)
US20100068855A1 (en) * 2004-01-16 2010-03-18 Cree, Inc. Group III nitride semiconductor devices with silicon nitride layers and methods of manufacturing such devices

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5440520A (en) 1994-09-16 1995-08-08 Intel Corporation Integrated circuit device that selects its own supply voltage by controlling a power supply
JP2000277724A (en) * 1999-03-26 2000-10-06 Nagoya Kogyo Univ Field-effect transistor and semiconductor device equipped with the same and manufacture of the same
JP2001251870A (en) * 2000-03-01 2001-09-14 Osaka Gas Co Ltd Dc/ac conversion circuit, power converter and power generating system
JP2002014749A (en) 2000-06-30 2002-01-18 Mitsubishi Electric Corp Power supply system
JP2002217416A (en) * 2001-01-16 2002-08-02 Hitachi Ltd Semiconductor device
JP4106979B2 (en) * 2002-06-25 2008-06-25 ソニー株式会社 Electronic equipment
JP4147345B2 (en) * 2002-08-22 2008-09-10 セイコーエプソン株式会社 Power circuit
US7135753B2 (en) 2003-12-05 2006-11-14 International Rectifier Corporation Structure and method for III-nitride monolithic power IC
US8174048B2 (en) * 2004-01-23 2012-05-08 International Rectifier Corporation III-nitride current control device and method of manufacture
US7550781B2 (en) * 2004-02-12 2009-06-23 International Rectifier Corporation Integrated III-nitride power devices
JP4426955B2 (en) * 2004-11-30 2010-03-03 株式会社ルネサステクノロジ Semiconductor device
JP2006166562A (en) * 2004-12-06 2006-06-22 Toshiba Corp Dc-dc converter
JP2006223016A (en) * 2005-02-08 2006-08-24 Renesas Technology Corp Power supply system, multi-chip module, system-in-package, and non-isolated dc-dc converter
US7385375B2 (en) * 2005-02-23 2008-06-10 Coldwatt, Inc. Control circuit for a depletion mode switch and method of operating the same

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5068571A (en) * 1989-07-19 1991-11-26 U.S. Philips Corporation Switched bridge circuit
US5631588A (en) * 1994-03-29 1997-05-20 Sgs-Thomson Microelectronics, S.R.L. Power output stage with limited current absorption during high-impedance phase
US20020167023A1 (en) * 2001-05-11 2002-11-14 Cree Lighting Company And Regents Of The University Of California Group-III nitride based high electron mobility transistor (HEMT) with barrier/spacer layer
US20030042404A1 (en) * 2001-09-05 2003-03-06 The Boeing Company III-Nitride laser activated semiconductor switch and associated methods of fabrication and operation
US7113038B2 (en) * 2002-04-19 2006-09-26 Koninklijke Philips Electronics N.V. Power amplifier
US20040041169A1 (en) * 2002-08-26 2004-03-04 Fan Ren GaN-type enhancement MOSFET using hetero structure
US7112995B2 (en) * 2003-08-22 2006-09-26 Idaho Research Foundation, Inc. Low voltage to high voltage level shifter and related methods
US20050134357A1 (en) * 2003-12-17 2005-06-23 Fedigan Stephen J. Modulated transistor gate driver with planar pulse transformer
US20100068855A1 (en) * 2004-01-16 2010-03-18 Cree, Inc. Group III nitride semiconductor devices with silicon nitride layers and methods of manufacturing such devices
US20060060871A1 (en) * 2004-01-23 2006-03-23 International Rectifier Corp. Enhancement mode III-nitride FET
US7465997B2 (en) * 2004-02-12 2008-12-16 International Rectifier Corporation III-nitride bidirectional switch
US20080258184A1 (en) * 2004-07-08 2008-10-23 Igor Sankin Normally-off integrated JFET power switches in wide bandgap semiconductors and methods of making
US20060279351A1 (en) * 2005-04-13 2006-12-14 International Rectifier Corporation Driving circuit for use with high voltage bidirectional semiconductor switches
US20070025123A1 (en) * 2005-08-01 2007-02-01 Monolithic Power Systems, Inc. Isolated gate driver circuit for power switching devices
US20090233414A1 (en) * 2005-10-20 2009-09-17 Shah Pankaj B Method for fabricating group III-nitride high electron mobility transistors (HEMTs)
US20070139839A1 (en) * 2005-12-16 2007-06-21 Nec Electronics Corporation Overcurrent detection circuit and switching circuit

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9667147B2 (en) 2012-10-23 2017-05-30 Renesas Electronics Corporation Semiconductor device with DC/DC converter circuit
US10135337B2 (en) 2012-10-23 2018-11-20 Renesas Electronics Corporation Semiconductor device
WO2016028967A1 (en) * 2014-08-20 2016-02-25 Navitas Semiconductor, Inc. Power transistor with distributed gate
US10587194B2 (en) 2014-08-20 2020-03-10 Navitas Semiconductor, Inc. Power transistor with distributed gate
US11296601B2 (en) 2014-08-20 2022-04-05 Navitas Semiconductor Limited Power transistor with distributed gate
US10651843B1 (en) * 2015-01-30 2020-05-12 Navitas Semiconductor, Inc. Bidirectional GaN switch with built-in bias supply and integrated gate drivers
US20220278605A1 (en) * 2019-04-04 2022-09-01 Navitas Semiconductor Limited Bootstrap power supply circuit
US11837946B2 (en) * 2019-04-04 2023-12-05 Navitas Semiconductor Limited Bootstrap power supply circuit

Also Published As

Publication number Publication date
DE102007058726A1 (en) 2009-02-26
US20110095736A1 (en) 2011-04-28
JP5185604B2 (en) 2013-04-17
US8148964B2 (en) 2012-04-03
KR100921545B1 (en) 2009-10-12
JP2008187167A (en) 2008-08-14
KR20080053909A (en) 2008-06-16
US20080136390A1 (en) 2008-06-12
US8476885B2 (en) 2013-07-02
US20120293147A1 (en) 2012-11-22
US7863877B2 (en) 2011-01-04

Similar Documents

Publication Publication Date Title
US8476885B2 (en) Monolithic group III-V power converter
US9818686B2 (en) Semiconductor modules and methods of forming the same
US9496245B2 (en) Semiconductor package with integrated semiconductor devices and passive component
US9401341B2 (en) Electronic devices and components for high efficiency power circuits
US9106156B2 (en) Power semiconductor device
US8203380B2 (en) Semiconductor device
JP6425380B2 (en) Power circuit and power module
US20060169976A1 (en) Semiconductor device
US9331572B2 (en) Semiconductor device and power conversion device
US11605613B2 (en) Semiconductor device
US10573631B2 (en) Multi-phase power converter with common connections
US20230031562A1 (en) Semiconductor device
EP2645413B1 (en) Integrated dual power converter package having internal driver IC
CN101272096A (en) Monolithically integrated III-nitride power converter

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL RECTIFIER CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BRIERE, MICHAEL A.;REEL/FRAME:030694/0188

Effective date: 20071203

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: INFINEON TECHNOLOGIES AMERICAS CORP., CALIFORNIA

Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;INTERNATIONAL RECTIFIER CORPORATION;REEL/FRAME:038463/0859

Effective date: 20150929

Owner name: INFINEON TECHNOLOGIES AMERICAS CORP., CALIFORNIA

Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;INTERNATIONAL RECTIFIER CORPORATION;INTERNATIONAL RECTIFIER CORPORATION;REEL/FRAME:038463/0859

Effective date: 20150929