US20130283322A1 - Electronic component allowing the decoding of a radiofrequency transmission channel conveying coded digital information, in particular for satellite digital telebroadcasting - Google Patents
Electronic component allowing the decoding of a radiofrequency transmission channel conveying coded digital information, in particular for satellite digital telebroadcasting Download PDFInfo
- Publication number
- US20130283322A1 US20130283322A1 US13/921,337 US201313921337A US2013283322A1 US 20130283322 A1 US20130283322 A1 US 20130283322A1 US 201313921337 A US201313921337 A US 201313921337A US 2013283322 A1 US2013283322 A1 US 2013283322A1
- Authority
- US
- United States
- Prior art keywords
- frequency
- analog
- channel
- coupled
- tuner
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000005540 biological transmission Effects 0.000 title description 2
- 239000000758 substrate Substances 0.000 claims abstract description 20
- 238000005070 sampling Methods 0.000 claims description 16
- 239000002184 metal Substances 0.000 claims description 8
- 230000004888 barrier function Effects 0.000 claims description 6
- 238000000034 method Methods 0.000 claims 2
- 239000012790 adhesive layer Substances 0.000 claims 1
- 239000010410 layer Substances 0.000 claims 1
- 238000003672 processing method Methods 0.000 claims 1
- 238000001914 filtration Methods 0.000 abstract description 29
- 101100518501 Mus musculus Spp1 gene Proteins 0.000 description 18
- 238000006243 chemical reaction Methods 0.000 description 15
- 230000017105 transposition Effects 0.000 description 15
- 238000004364 calculation method Methods 0.000 description 13
- 102100036601 Aggrecan core protein Human genes 0.000 description 7
- 101150008604 CAN1 gene Proteins 0.000 description 7
- 101150063504 CAN2 gene Proteins 0.000 description 7
- 108091006419 SLC25A12 Proteins 0.000 description 7
- 108091006418 SLC25A13 Proteins 0.000 description 7
- 230000003321 amplification Effects 0.000 description 7
- 238000003199 nucleic acid amplification method Methods 0.000 description 7
- 102100034033 Alpha-adducin Human genes 0.000 description 5
- 101000799076 Homo sapiens Alpha-adducin Proteins 0.000 description 5
- 101000629598 Rattus norvegicus Sterol regulatory element-binding protein 1 Proteins 0.000 description 5
- 101100120142 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) FIR1 gene Proteins 0.000 description 5
- 230000010354 integration Effects 0.000 description 5
- 102100024348 Beta-adducin Human genes 0.000 description 4
- 101000689619 Homo sapiens Beta-adducin Proteins 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 239000003292 glue Substances 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000011144 upstream manufacturing Methods 0.000 description 2
- 102100038026 DNA fragmentation factor subunit alpha Human genes 0.000 description 1
- 101710182628 DNA fragmentation factor subunit alpha Proteins 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 239000013589 supplement Substances 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/02—Amplitude-modulated carrier systems, e.g. using on-off keying; Single sideband or vestigial sideband modulation
- H04L27/06—Demodulator circuits; Receiver circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/60—Network structure or processes for video distribution between server and client or between remote clients; Control signalling between clients, server and network components; Transmission of management data between server and client, e.g. sending from server to client commands for recording incoming content stream; Communication details between server and client
- H04N21/61—Network physical structure; Signal processing
- H04N21/6106—Network physical structure; Signal processing specially adapted to the downstream path of the transmission network
- H04N21/6143—Network physical structure; Signal processing specially adapted to the downstream path of the transmission network involving transmission via a satellite
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/20—Adaptations for transmission via a GHz frequency band, e.g. via satellite
Definitions
- the present invention relates to electronic circuits, and, more particularly, to electronic circuits for decoding coded information.
- Satellite digital telebroadcasting such as that defined in the Digital Video Broadcasting-Satellite (DVB-S) European specification based on MPEG compression standards, for example, is used to convey signal information in the form of digital video signals using quadrature digital modulation.
- the television signals originate from the satellite and are amplified and converted into a predetermined frequency band (typically 950-2150 MHz) by a parabolic dish and a low-noise converter that is located at the focus of the parabolic dish.
- the signal is conveyed to the input of a tuner of a receiver.
- the purpose of the tuner is to select the desired channel and to output a baseband signal on an in-phase path (I path) and on a quadrature path (Q path).
- the signal is then converted into a digital signal and demodulated.
- Decoding includes distinguishing the zeros from the ones and performing error correction, typically utilizing Viterbi decoding, deinterlacing, Reed-Solomon decoding, and deshuffling.
- a decoding device typically outputs packets that are decoded in a conventional manner in accordance with the MPEG standards so as to redeliver as output the initial audio and video signals transmitted via the satellite.
- the signal received is composed of the collection of channels which are transmitted by the satellite and are transposed into the 950-2150 MHz frequency band.
- the overall power received is substantially equal to the mean power on a channel increased by ten times the Napierian logarithm of the number of channels. This signal possesses a considerable variation, one on the order of 50 dBm.
- the signal received at the input is normally filtered by a wide band type filter (whose passband is of the order of several hundred MHz) placed just after the low-noise input amplifier, this being to avoid the saturation of the subsequent stages of the tuner (especially the controlled-gain amplification stages as well as the mixers of the frequency transposition stage).
- a wide band type filter whose passband is of the order of several hundred MHz
- the low-noise input amplifier and the wide band filters are not part of the chip containing the controlled-gain amplification stage as well as the frequency transposition stage.
- the filters, whose cutoff frequencies can be tailored by selecting the desired channel are embodied as discrete components such as “varicap” diodes.
- Such components are relatively oversized, which is incompatible with a fully integrated embodiment of the tuner.
- the tuner not fully integrated, but, moreover, it is made on a semiconductor substrate different from the substrate which supports the digital part for processing, namely the demodulation and the actual channel decoding.
- the demodulation and the channel decoding are carried out in a separate component from that integrating the tuner.
- the tuner is generally shielded so as to prevent the noise generated by the digital part from interfering in the mixing of the signals of the analog part.
- a front-end device incorporated into a satellite television signal receiver comprises several separate electronic components made on different chips. This arrangement poses several disadvantages among which are added cost and use of considerable surface area.
- a single-chip, front-end electronic component integrating a radiofrequency tuner, a demodulator and a channel decoder. More particularly, the invention provides an electronic component, the component comprising an integrated circuit made on a monolithic semiconductor substrate and incorporating the following:
- the integration of the component according to the invention is possible through the use of overall filtering in two steps, namely an analog prefiltering which is relatively “soft” (that is, which selects the desired channel but allows through information of so-called adjacent channels, which is generally information relating to the channel immediately adjacent to that desired) followed by a digital Nyquist filtering removing this information of adjacent channels.
- an analog prefiltering which is relatively “soft” (that is, which selects the desired channel but allows through information of so-called adjacent channels, which is generally information relating to the channel immediately adjacent to that desired) followed by a digital Nyquist filtering removing this information of adjacent channels.
- the analog filtering stage possesses a top cutoff frequency around 20% higher than the frequency half-width of a channel. Furthermore, the sampling frequency of the analog/digital conversion stage is around 2.5 times higher than the top cutoff frequency of the analog filtering stage, and the cutoff frequency of the digital filtering stage is equal to the frequency half-width of a channel.
- the sampling frequency of the analog/digital conversion stage can be adjusted as a function of the central frequency Fd of the selected channel in such a way as to repel the harmonics of the sampling frequency out of the frequency span [Fd ⁇ F2; Fd+F2], where F2 designates the top cutoff frequency of the analog filtering stage.
- a metal plate is adhered by a conducted adhesive between the plate and the rear face of the substrate, this metal plate being intended to be grounded.
- the capacitance, of relatively high value, produced between the semiconductor substrate and the metal plate makes it possible to absorb the high-frequency current spikes.
- the elements performing a digital processing are disposed in a part of the substrate which is insulated from the remaining part of the substrate by a semiconducting barrier having a type of conductivity differing from the type of conductivity of the substrate.
- a semiconducting barrier having a type of conductivity differing from the type of conductivity of the substrate.
- a so-called “triple well” technology is used. This makes it possible, when the semiconducting barrier is biased by a bias voltage different from that supplying the transistors situated in the insulated part of the substrate, to prevent noise in the supply voltage for the transistors being transmitted directly via the substrate to the baseband analog filter.
- the analog filtering stage is advantageously a bandpass filtering stage whose bottom cutoff frequency has a predetermined value greater than zero, for example, chosen of the order of 500 kHz to 1 MHz.
- the component then comprises controllable generation means (a frequency synthesizer, for example) able to deliver a mixing signal to the frequency transposition stage, the frequency of this mixing signal being below the central frequency of the desired channel, by an offset value chosen at least equal to the value of the bottom cutoff frequency of the analog filter.
- the demodulation stage comprises correction means able to correct the phase noise and the frequency drift of the generation means and to compensate for the bandpass filtering.
- the derotation algorithm according to nomenclature which is well known to the person skilled in the art, which is customarily used to correct the phase noise and the frequency drift of the generation means (frequency synthesizer), also makes it possible to compensate for the presence of the bandpass filtering.
- the analog block of the tuning module comprises a first attenuator/amplifier stage with controlled gain, connected between the signal input and the frequency transposition stage.
- the tuning module comprises a digital block connected to the analog block by the analog/digital conversion stage.
- the tuning module may comprise:
- first means of comparison incorporated into the digital block, and able to compare this overall calculated power with a first predetermined reference value corresponding to a maximum power desired at a predetermined location of the analog block;
- first means of adjustment able to adjust the gain of the first attenuator/amplifier stage as a function of the result of the said comparison so as to minimize the deviation between the calculated overall power and the said reference value. Also, in a normal operating phase in which a channel is selected, the gain of the first attenuator/amplifier stage is fixed.
- the mean overall power of the entire signal received by the tuner on the basis of any signal available in the analog block of the tuner upstream of the first filter of this analog block.
- the first filter encountered in the analog block is the baseband filter.
- the mixers used in a frequency transposition stage of a tuner intrinsically comprise a filter.
- an analysis of the overall power of the signal received is carried out before the mixers, these elements being the last of the analog reception chain receiving all the power of various channels.
- the signal available between the output of the first attenuator/amplifier stage and the input of the frequency transposition stage it is preferable, in particular for reasons related to the design of the integrated circuit, to use the signal available between the output of the first attenuator/amplifier stage and the input of the frequency transposition stage. It would also be possible to equip the first attenuator/amplifier stage with additional filtering means so as to further attenuate the signal power, if necessary.
- the calculation of the mean overall power of the entire signal received is performed in the digital block of the tuner, downstream of the analog/digital conversion stage.
- This calculation of the mean overall power then comprises, for example, a calculation of the modulus of the sampled signal as well as a numerical integration over a certain number of samples, typically 2 21 .
- the output signal from the filter (voltage), representative of the overall mean power of the signal received would then be sampled in the analog/digital conversion stage.
- this comparison would be performed with a mean value calculated over a very limited number of samples, for example three or four.
- the analog block of the tuner furthermore contains a second controlled-gain amplifier stage, connected downstream of the analog filtering stage.
- the tuning module may also comprise:
- second means of calculation connected to the output of the analog filtering stage, and able to calculate in the phase of normal operation the mean power of the selected channel
- second means of comparison incorporated into the digital block, and able to compare this mean calculated channel power with a second predetermined reference value corresponding to a maximum channel power desired at the input of the analog/digital conversion stage;
- the signal is switched to the mixers of the frequency transposition stage, and the second amplification stage with controlled gain, integrated into the baseband filter, allows fine adjustment of the level at the input of the converter so as to have a power corresponding to the maximum dynamic range of the analog/digital conversion stage.
- external filters of broadband type having discrete components, controllable as a function of the selecting of the desired channel, but there is no initialization phase in which the overall power of the entire signal received is calculated.
- the power of the signal is in fact calculated at the output of the analog block, after analog/digital conversion, on a filtered signal comprising, as well as the selected channel, the immediately adjacent channels. Also, it is on the basis of this power calculation alone that the gains of the various controlled-gain amplification stages are adjusted.
- the drawback of this approach resides in that one then possesses just a single source of information relating to the reception power on the tuner and that this information is situated at the output of the analog chain.
- this information is already filtered and therefore possesses only a part of the input signal, namely the desired channel and possibly the adjacent channels.
- the accuracy of adjustment of the various controlled-gain amplifiers is therefore less accurate than that used in the present invention which uses two different calculations of power, in the initialization phase and in the normal operating phase, so as to adjust the gains of the two controlled-gain amplification stages independently.
- the power of the parasitic spike is “diluted” within the overall power of the signal received. This will lead, in the initialization phase, to the first amplifier stage being adjusted with a slightly higher gain than in the prior art. Therefore, in the normal operating phase, the channel power calculation performed at the output of the analog chain will lead to the gain of the second amplifier stage being adjusted with a lower gain than in the prior art. Hence, a greater margin is obtained with regard to the adjusting of the gain of the second amplifier, together with better balancing in the control of gains.
- the subject of the invention is also a satellite digital television signal receiver, comprising at least one electronic component as defined hereinabove.
- FIG. 1 is a schematic diagram of the internal structure of an electronic component according to the invention.
- FIG. 2 is a more detailed schematic diagram of the internal architecture of the frequency tuning module of the electronic component of FIG. 1 ;
- FIGS. 3 , 4 and 4 a are graphs plotting the frequency of channels before and after filtering
- FIG. 5 illustrates is a more detailed schematic diagram of the channel decoding module of the electronic component of FIG. 1 ;
- FIG. 6 is a flowchart of steps for controlling the operation of a frequency tuning module according to the invention.
- FIG. 7 is a schematic diagram of one embodiment of an electronic component according to the invention.
- the reference RDS denotes a satellite receiver/decoder (“Set-top box”) connected to a parabolic antenna ANT picking up digital television signals, and intended to receive and to decode these signals.
- This receiver RDS comprises at the front end an electronic component CMP intended to receive all the channels CN i present in the signal received at the signal input ES 0 of this component, and to deliver at the output BS 0 a stream FM of MPEG data.
- This component CMP is made entirely in an integrated manner in CMOS technology on a monolithic silicon substrate.
- the integrated circuit can be encapsulated in a conventional manner in a package so as to be bonded, for example by welding, to an electronic card.
- the component CMP comprises at the front end a tuning device or “tuner” TZ, intended for selecting the desired channel from among all the channels CN i present in the signal received at the signal input ES 0 which is also the input of the tuner.
- This tuner which comprises, as will be seen in greater detail hereinbelow, an analog block BAN and a digital block BNM, is of the type having zero intermediate frequency.
- the analog block BAN and the digital block BNM of the tuner are separated by an analog/digital conversion stage CAN 1 , CAN 2 .
- the component CMP comprises a channel decoding digital module DM, linked to the output of the analog/digital conversion stage which delivers the stream of data packets FM, corresponding to the information conveyed by the desired channel, that is the channel selected by the tuner.
- the tuner TZ is, as already mentioned, of the type with zero intermediate frequency, that is it does not perform any transposition of frequency to an intermediate frequency but includes just a single frequency transposition stage, here comprising the mixers MX 1 and MX 2 , and directly transposing the signal in the vicinity of the baseband of a channel. Stated otherwise, the frequency transposition stage directly delivers the selected channel as well as the immediately adjacent channels.
- the tuner TZ comprises, at the head end, a low-noise amplifier LNA connected to the signal input ES 0 and having, for example, a gain of 15 dB.
- the amplifier LNA is followed by a first attenuator/controlled-gain amplifier stage ETA 1 . More precisely, this stage ETA 1 comprises a controllable attenuator block ATN, which has been represented schematically in FIG. 2 by a breaker which does or does not shunt the attenuator proper. This attenuator allows, when it is actuated, a signal attenuation of ⁇ 20 dB for example.
- the stage ETA 1 also comprises, following this attenuator block ATN, two controlled-gain amplifiers AGCA and AGCB.
- the gain of each amplifier AGCA or AGCB can be adjusted, for example between three discrete values, namely the values 0 dB, 6 dB and 12 dB, for example.
- the total gain of the amplifier block composed of the two amplifiers AGCA and AGCD can therefore be controlled in such a way as to take the values 0 dB, 6 dB, 12 dB, 18 dB or 24 dB.
- the output of the stage ETA 1 is connected to the input terminal BE of a signal routing means formed here of a multiplexer MUX 1 controlled by a control signal SC.
- This multiplexer MUX 1 comprises a first output terminal BS 1 linked to the two mixers MX 1 and MX 2 of the frequency transposition stage.
- These two mixers MX 1 and MX 2 moreover receive, in a conventional manner, two quadrature mixing signals emanating for example from a frequency synthesizer SYT.
- the frequency of each of the two mixing signals is identical and corresponds substantially to the frequency of the selected channel.
- the frequency synthesizer SYT is controlled by a selection signal emanating from a selection input ES 2 connected to an I 2 C bus according to a terminology known to the person skilled in the art.
- the frequency synthesizer is driven by a reference clock signal received on an input ES 1 and originating from a quartz QT.
- the two processing paths connected to the outputs of the two mixers MX 1 and MX 2 , are quadrature paths, named I and Q respectively according to a standard terminology known to the person skilled in the art.
- the I path represents the in-phase signal, while the Q path represents the quadrature signal.
- the signal received at the level of the input ESO is formed of several channels CN i situated in the 950-2150 MHz frequency band.
- the central frequencies Fd of these channels are spaced apart by 45 MHz.
- the mixers MX 1 and MX 2 are equipped at the output with low-pass filters, the cutoff frequency of which is of the order of 150 to 250 MHz.
- the output signal from the two mixers MX 1 and MX 2 is therefore a signal centered about the frequency 0 MHz, extending over a frequency band of 150 to 250 MHz and comprising the selected channel as well as the immediately adjacent channels.
- FIG. 3 illustrates, for simplifying purposes, the selected channel CN i and the immediately adjacent channel CN i+1 .
- the frequency F1 equal to 30 MHz, represents the frequency half-width of the channel CN i .
- the person skilled in the art is aware that this frequency half-width F1 in fact corresponds to a channel's theoretic frequency half-width (for example 22.5 MHz) multiplied by a coefficient known as the “roll off”, and which is, for example, equal to 1.35.
- the two baseband filters FBB 1 and FBB 2 which follow the two mixers MX 1 and MX 2 , have a top cutoff frequency equal to F2 ( FIG. 4 ).
- this frequency F2 is chosen to be at least 20% higher than the frequency half-width F1 of the channel CN i .
- a top cutoff frequency F2 of each baseband filter FBB equal to 40 MHz.
- this analog filter which is, for example, an order 6 filter
- this analog filter is a relatively soft filter, in the sense that it allows through information of adjacent channels.
- the use of a soft analog filter allows ready integration thereof on silicon.
- the overall filtering which here includes a first analog step carried out by the FBB filtering, is in fact supplemented with a Nyquist digital filter which will remove the information of adjacent channels.
- the bandpass filter FBB exhibits a bottom cutoff frequency F3 which is offset with respect to zero by a predetermined offset value, for example of the order of 500 KHz to 1 MHz.
- a frequency below the central frequency Fd of the desired channel will then be chosen as frequency of the mixing signals, rather than the frequency of the selected channel, as would be the case for a low-pass baseband filter.
- the frequency of the mixing signal would be below the central frequency by an offset value chosen at least equal to the value of the bottom cutoff frequency F3 of the analog filter FBB.
- the choice of frequency of the mixing signal also depends in particular on the information throughput.
- bandpass baseband filter is especially advantageous in the sense that it makes it possible to minimize or even to eliminate the source of noise originating from the operation of the transistors, which source of noise is a 1/f source. Stated otherwise, the DC component is not passed through to the analog processing.
- the two baseband filters are followed by a second controlled-gain amplification stage formed here of two controlled-gain amplifiers AGC 1 and AGC 2 .
- the outputs of the two amplifiers AGC 1 and AGC 2 are respectively connected to the input terminals BE 3 and BE 30 of two other multiplexers MUX 2 and MUX 20 likewise controlled by the control signal SC.
- the multiplexer MUX 1 also comprises a second output terminal BS 2 connected directly to the other two input terminals BE 2 and BE 20 of the other two multiplexers MUX 2 and MUX 20 .
- This direct connection path therefore shunts any means of filtering the overall signal, in this instance the filters present at the input of the mixers MX 1 and MX 2 as well as the baseband filters FBB 1 and FBB 2 .
- This direct connection will make it possible, as will be seen in greater detail hereinbelow, to calculate the overall power of the entire signal received.
- the two output terminals BS 3 and BS 30 of two multiplexers MUX 2 and MUX 20 are respectively connected to the two inputs of two analog digital converters CAN 1 and CAN 2 intended for sampling the analog signals received at their input at an adjustable sampling frequency.
- These two analog/digital converters CAN 1 and CAN 2 mark the boundary between the analog block BAN of the tuner BZ and the digital block BNM of this tuner.
- the sampling frequency of the analog/digital conversion stage is around 2.5 times higher than the top cutoff frequency F2 of the analog filtering stage FBB 1 , FBB 2 .
- the sampling frequency of the converters CAN 1 and CAN 2 is adjustable as a function of the central frequency Fd of the selected channel in such a way as to repel the harmonics of the sampling frequency out of the frequency span [Fd ⁇ F2; Fd+F2].
- the receiver RDS comprises control means MCM, for example embodied in a hard-wired manner or else within a microcontroller, which comprise a lookup table of correspondence between the central frequency of the selected channel and a sampling frequency which makes it possible to comply with the constraint regarding the top cutoff frequency F2 and the constraint regarding the frequency harmonics.
- This sampling frequency is for example delivered on the component input ES 3 , also connected to an I2C bus ( FIG. 1 ).
- the control means MCM can also make it possible to deliver in particular the control signal SC (input ES 4 ) making it possible to switch the various multiplexers of the tuner.
- the two in-quadrature digital signals I and Q delivered by the analog digital converters are processed in a calculation block MCL which will determine the power of this signal (I, Q) by calculating for example the modulus thereof.
- a simplified way of calculating the modulus of the signal in the block MCL is provided by the formula (1) hereinbelow:
- Max denotes the maximum value
- Min denotes the minimum value
- abs denotes the absolute value
- the input terminal of the multiplexer MUX 1 can be connected either to its first output terminal BS 1 , or to its second output terminal BS 2 .
- the output terminals BS 3 and BS 30 of the multiplexers MUX 2 and MUX 20 can be correspondingly linked to the output terminals BE 2 and BE 20 or BE 3 and BE 30 .
- the two signals I and Q are in fact identical signals and not in-quadrature signals.
- Formula (1) hereinabove for calculating the modulus therefore simplifies and becomes formula (2) hereinbelow in which S denotes the signal delivered by the output terminal BS 2 of the multiplexer MUX 1 .
- the two signals I and Q are indeed two in-quadrature signals.
- the output of the calculation block MCL is linked to a multiplexer MUX 4 , one of the outputs of which is linked to a subtracter ADD 1 and the other output of which is linked to a subtracter ADD 2 .
- the multiplexer MUX 4 is controlled in such a way as to deliver the signal arising from the calculation block MCL to the subtracter ADD 1 .
- This subtracter ADD 1 furthermore receives on its second input a first reference value, stored for example in a register or a memory MM 1 .
- This first reference value corresponds to a maximum power desired at a predetermined location of the analog block, for example at the input of the mixers of the frequency transposition stage. It will, for example, be possible to fix this first reference value at ⁇ 10 dBm, thereby making it possible to avoid saturation of the elements of the analog block.
- Each sample delivered by the calculation block MCL is in fact representative of the instantaneous power of the signal received at the input of this block MCL.
- the subtracter ADD 1 in fact compares the instantaneous power of each sample with the first reference value. These successive comparison values are then temporally integrated in an integrator with programmable coefficients FIR 1 .
- the integration is performed over a sliding window of 2 21 samples and the output of the integrator therefore provides the deviation between the overall mean power of the entire signal received and the first reference value.
- the integration would also be possible to perform the integration at the output of the block MCL so as to calculate the mean power of the overall signal, then to subtract the reference value from this mean value.
- the subtracter would in this case be placed downstream of the integrator.
- the output from the integrator FIR 1 is then delivered to means for adjusting the gain of the stage ETA 1 .
- These adjusting means comprise for example a reference table which is decoded by the output of the integrator and which will deliver a digital word whose value will make it possible to control the breaker of the attenuator block ATN and to fix the gains of the two amplifiers AGCA and AGCB.
- a register or memory MM 2 contains a second reference value corresponding to a maximum channel power desired at the input of the analog/digital conversion stage so as to obtain the maximum dynamic range at the input of this stage.
- this second reference value can be taken equal to 7 dB.
- the subtracter ADD 2 then calculates the deviation between the instantaneous power of each sample of the selected channel and this second reference value. These deviations are then integrated in an integrator FIR 2 having a structure similar to that described for the integrator FIR 1 . Likewise, by analogy with what was described hereinabove for the integrator FIR 1 , the integrator FIR 2 decodes a second reference table TB 2 which makes it possible to adjust the gain of the amplifiers AGC 1 and AGC 2 .
- the control means MCM position the multiplexers MUX 1 , MUX 2 and MUX 20 in such a way as to allow a direct connection between the output of the amplifying stage ETA 1 and the analog/digital converters.
- the multiplexer MUX 4 is positioned in such a way as to link the block MCL to the adder ADD 1 .
- a tuner initialization phase then begins.
- the breaker of the attenuator block ATN is opened by default, activating the attenuator proper and the gains of the amplifiers AGCA and AGCB are by default fixed at zero.
- the entire signal received at the input of the signal ESO is amplified in the amplifier LNA, then attenuated in the stage ETA 1 and thereafter converted in the analog/digital converters CAN 1 and CAN 2 .
- the overall mean power of the signal is then determined as explained hereinabove and the output of the filter FIR 1 , representative of the deviation between this overall mean power and the reference value contained in the register MM 1 , decodes the table TB 1 , thereby bringing about the resetting of the gain of the stage ETA 1 (steps 20 , 21 and 23 ).
- the resetting is performed only if the deviation between this overall mean power and the reference value contained in the register MM 1 can be minimized (step 22 ), given the gain-setting possibilities provided by the stage ETA 1 .
- the power of the signal received at the input ESO is equal to ⁇ 5 dBm
- the power of the signal after amplification in the amplifier LNA having a gain of 15 dB is equal to +10 dBm.
- the overall mean power of the signal at the output of the stage ETA 1 is equal to ⁇ 10 dBm.
- This power will be calculated in the digital block and compared with the first reference value which is precisely equal to ⁇ 10 dBm. In this case, the deviation is zero and consequently a minimum.
- the initialization phase then terminates and the gain and attenuation controls of the stage ETA 1 are thus not modified.
- the means for adjusting the gain of the stage ETA 1 can for example adjust the gains of the two amplifiers AGCA directly in such a way as to impart a total gain of 12 dB, and this will lead to the obtaining of a signal power at the output of the stage ETA 1 equal to ⁇ 13 dBm.
- the deviation of ⁇ 3 dB between this value and the first reference value is regarded as the minimum deviation. The initialization phase is consequently terminated.
- the tuner reverts to a phase of normal operation, in which the control means MCM deliver a control signal SC positioning the multiplexers on their other path.
- the desired channel step 24
- the channel power is calculated in a similar manner to that described hereinabove in the block MCL (step 25 ), then compared and averaged with the aid of the subtracter ADD 2 , of the integrator FIR 2 and of the second reference value stored in the memory MM 2 (step 26 ).
- the decoding of the table TB 2 allows finer adjustment of the amplifiers AGC 1 and AGC 2 .
- step 28 the gain of the amplifiers AGC 1 and AGC 2 is constantly readjusted (step 28 ) so long as the calculated deviation is not regarded as a minimum (step 27 ).
- the receiver RDS comprises a channel decoding digital module DM receiving the two signals I and Q and comprising a demodulation stage DMD capable of performing conventional demodulation processing (such as QPSK or 8 PSK demodulation according to a nomenclature which is well known to the person skilled in the art), followed by an error correction stage CRE performing conventional Viterbi decoding processing, a deinterleaving, a Reed-Solomon decoding, a deshuffling, so as to deliver the packet stream FM which will be decoded in a source decoding block external to the component CMP, in accordance with the MPEG standard for example.
- a demodulation stage DMD capable of performing conventional demodulation processing (such as QPSK or 8 PSK demodulation according to a nomenclature which is well known to the person skilled in the art)
- an error correction stage CRE performing conventional Viterbi decoding processing
- a deinterleaving a Reed-Solomon decoding
- a deshuffling so as to
- the demodulation and filtering stage DMD diagrammatically comprises at the front end correction means DRT (“derotator”) able to correct the phase noise, the frequency drift and the frequency offset of the frequency synthesizers.
- the correction means DRT are also used here according to the invention to compensate for the bandpass filtering FBB 1 , FBB 2 and thus prevent the obtaining of too low an error margin for the interpretation of the constellation.
- Such derotation means may for example be those described in European Patent Application No. 481,543.
- the analog filtering is here supplemented with a Nyquist filtering performed in a digital filter FN, whose cutoff frequency is equal to the frequency half-width F1 of the desired channel.
- the filter FN consequently supplements the filtering performed by the analog filter FBB 1 , FBB 2 and discards the information of adjacent channels.
- a controlled-gain amplifier AGC makes it possible to reclamp the power level. More precisely, the mean value of the signals I and Q is measured after the digital filter and compared to a programmable value, in a manner similar to what is performed in respect of the control of the amplifiers AGC 1 and AGC 2 . The integrated error signal is subsequently applied to a multiplier on each path I and Q.
- the error correction stage CRE subsequently performs the conventional error correction processing well known to the person skilled in the art, under the nomenclature FEC (Forward Error Correction).
- the component CMP according to the invention is embodied, for example in 0.18 ⁇ m CMOS technology, on a monolithic substrate SB made of silicon, for example of P ⁇ type ( FIG. 7 ).
- a metal plate PL onto the rear face of the substrate SB by means of a conventional conducting glue CL.
- This metal plate is intended to be grounded.
- the fine layer of oxide which forms naturally on the silicon of the substrate forms the dielectric of a capacitor whose two electrodes are formed respectively by the substrate SB and the metal plate PL.
- This capacitor whose capacitance is relatively large, thus makes it possible to absorb the high-frequency current spikes.
- the area of the capacitor which corresponds substantially to the area of the chip, may be of the order of 17 mm 2 .
- the digital part of the component CMP that is in this instance the digital block BN and the module DM are made in a region ZN of the substrate which is insulated from the remainder of the substrate (in which region the analog part BAN of the component is made) by an N ⁇ -doped semiconducting barrier formed here of a buried layer CH 1 and two wells PT 1 and PT 2 .
- the PMOS transistors of the digital part are made within an N ⁇ well, which comes into contact with the buried layer CH 1 .
Abstract
The component, fully integrated onto a monolithic substrate, includes a tuner, a demodulator, and a channel decoder. The overall filtering is carried out in two parts, a baseband analog filtering and a digital Nyquist filtering removing the information of adjacent channels. It outputs a stream of MPEG data.
Description
- The present invention relates to electronic circuits, and, more particularly, to electronic circuits for decoding coded information.
- Audio, video and other signal information can be conveyed over a radiofrequency transmission channel as coded digital signals. Satellite digital telebroadcasting such as that defined in the Digital Video Broadcasting-Satellite (DVB-S) European specification based on MPEG compression standards, for example, is used to convey signal information in the form of digital video signals using quadrature digital modulation. The television signals originate from the satellite and are amplified and converted into a predetermined frequency band (typically 950-2150 MHz) by a parabolic dish and a low-noise converter that is located at the focus of the parabolic dish.
- The signal is conveyed to the input of a tuner of a receiver. The purpose of the tuner is to select the desired channel and to output a baseband signal on an in-phase path (I path) and on a quadrature path (Q path). The signal is then converted into a digital signal and demodulated. Decoding includes distinguishing the zeros from the ones and performing error correction, typically utilizing Viterbi decoding, deinterlacing, Reed-Solomon decoding, and deshuffling. A decoding device typically outputs packets that are decoded in a conventional manner in accordance with the MPEG standards so as to redeliver as output the initial audio and video signals transmitted via the satellite.
- At the input of the receiver, the signal received is composed of the collection of channels which are transmitted by the satellite and are transposed into the 950-2150 MHz frequency band. The overall power received is substantially equal to the mean power on a channel increased by ten times the Napierian logarithm of the number of channels. This signal possesses a considerable variation, one on the order of 50 dBm.
- At present, in receivers as a whole, the signal received at the input is normally filtered by a wide band type filter (whose passband is of the order of several hundred MHz) placed just after the low-noise input amplifier, this being to avoid the saturation of the subsequent stages of the tuner (especially the controlled-gain amplification stages as well as the mixers of the frequency transposition stage). Furthermore, with conventional devices the low-noise input amplifier and the wide band filters are not part of the chip containing the controlled-gain amplification stage as well as the frequency transposition stage. The filters, whose cutoff frequencies can be tailored by selecting the desired channel, are embodied as discrete components such as “varicap” diodes.
- Such components are relatively oversized, which is incompatible with a fully integrated embodiment of the tuner. Not only is the tuner not fully integrated, but, moreover, it is made on a semiconductor substrate different from the substrate which supports the digital part for processing, namely the demodulation and the actual channel decoding. In other words, the demodulation and the channel decoding are carried out in a separate component from that integrating the tuner. Also, the tuner is generally shielded so as to prevent the noise generated by the digital part from interfering in the mixing of the signals of the analog part.
- Thus, at present, a front-end device incorporated into a satellite television signal receiver, and capable of performing the tuning, demodulation and channel decoding, comprises several separate electronic components made on different chips. This arrangement poses several disadvantages among which are added cost and use of considerable surface area.
- In view of the foregoing background, it is therefore an object of the present invention to provide a device for tuning, demodulating, and decoding a coded signal, the device being more cost efficient to implement and requiring less surface area than conventional devices.
- This and other objectives, features, and advantages in accordance with the present invention are provided by a single-chip, front-end electronic component integrating a radiofrequency tuner, a demodulator and a channel decoder. More particularly, the invention provides an electronic component, the component comprising an integrated circuit made on a monolithic semiconductor substrate and incorporating the following:
-
- a tuning module of the type having zero intermediate frequency, possessing an input able to receive analog signals, conveying digital information coded by a digital modulation, (for example, satellite television signals), composed of several channels extending over a predetermined frequency span, an analog block comprising a frequency transposition stage followed by an analog filtering stage for selecting a desired channel and delivering two phase quadrature baseband analog signals containing the information conveyed by the selected channel and information of so-called adjacent channels, and an analog/digital conversion stage linked to the output of the analog block, and
- a channel decoding digital module, linked to the output of the analog/digital conversion stage, comprising a demodulation stage, a digital filtering stage for removing the said information of adjacent channels, and an error correction stage for delivering a stream of data packets (MPEG stream, for example) corresponding to the information conveyed by the desired channel.
- The integration of the component according to the invention is possible through the use of overall filtering in two steps, namely an analog prefiltering which is relatively “soft” (that is, which selects the desired channel but allows through information of so-called adjacent channels, which is generally information relating to the channel immediately adjacent to that desired) followed by a digital Nyquist filtering removing this information of adjacent channels.
- Thus, according to one embodiment of the invention, the analog filtering stage possesses a top cutoff frequency around 20% higher than the frequency half-width of a channel. Furthermore, the sampling frequency of the analog/digital conversion stage is around 2.5 times higher than the top cutoff frequency of the analog filtering stage, and the cutoff frequency of the digital filtering stage is equal to the frequency half-width of a channel.
- Moreover, according to one embodiment of the invention, the sampling frequency of the analog/digital conversion stage can be adjusted as a function of the central frequency Fd of the selected channel in such a way as to repel the harmonics of the sampling frequency out of the frequency span [Fd−F2; Fd+F2], where F2 designates the top cutoff frequency of the analog filtering stage.
- According to one embodiment of the invention, a metal plate is adhered by a conducted adhesive between the plate and the rear face of the substrate, this metal plate being intended to be grounded. Thus, the capacitance, of relatively high value, produced between the semiconductor substrate and the metal plate makes it possible to absorb the high-frequency current spikes.
- Moreover, it is also especially advantageous for the elements performing a digital processing to be disposed in a part of the substrate which is insulated from the remaining part of the substrate by a semiconducting barrier having a type of conductivity differing from the type of conductivity of the substrate. Stated otherwise, here a so-called “triple well” technology is used. This makes it possible, when the semiconducting barrier is biased by a bias voltage different from that supplying the transistors situated in the insulated part of the substrate, to prevent noise in the supply voltage for the transistors being transmitted directly via the substrate to the baseband analog filter.
- Moreover, to minimize or eliminate all sources of noise originating from the operation of the transistors (1/f noise in particular), the analog filtering stage is advantageously a bandpass filtering stage whose bottom cutoff frequency has a predetermined value greater than zero, for example, chosen of the order of 500 kHz to 1 MHz. The component then comprises controllable generation means (a frequency synthesizer, for example) able to deliver a mixing signal to the frequency transposition stage, the frequency of this mixing signal being below the central frequency of the desired channel, by an offset value chosen at least equal to the value of the bottom cutoff frequency of the analog filter.
- Moreover, the demodulation stage comprises correction means able to correct the phase noise and the frequency drift of the generation means and to compensate for the bandpass filtering. Stated otherwise, the derotation algorithm according to nomenclature which is well known to the person skilled in the art, which is customarily used to correct the phase noise and the frequency drift of the generation means (frequency synthesizer), also makes it possible to compensate for the presence of the bandpass filtering.
- According to one embodiment of the invention, the analog block of the tuning module comprises a first attenuator/amplifier stage with controlled gain, connected between the signal input and the frequency transposition stage. Moreover, the tuning module comprises a digital block connected to the analog block by the analog/digital conversion stage.
- The tuning module may comprise:
- first means of calculation able in an initialization phase to calculate the mean overall power of the entire signal received by the tuner;
- first means of comparison, incorporated into the digital block, and able to compare this overall calculated power with a first predetermined reference value corresponding to a maximum power desired at a predetermined location of the analog block; and
- first means of adjustment able to adjust the gain of the first attenuator/amplifier stage as a function of the result of the said comparison so as to minimize the deviation between the calculated overall power and the said reference value. Also, in a normal operating phase in which a channel is selected, the gain of the first attenuator/amplifier stage is fixed.
- In a general manner, it is possible to calculate the mean overall power of the entire signal received by the tuner on the basis of any signal available in the analog block of the tuner upstream of the first filter of this analog block. Thus, when the mixers of the frequency transposition stage are not equipped with filters, the first filter encountered in the analog block is the baseband filter. Hence, in this case it will be possible to use any signal taken upstream of this baseband filter. This being so, generally the mixers used in a frequency transposition stage of a tuner intrinsically comprise a filter. In this case, an analysis of the overall power of the signal received is carried out before the mixers, these elements being the last of the analog reception chain receiving all the power of various channels. This being so, it is preferable, in particular for reasons related to the design of the integrated circuit, to use the signal available between the output of the first attenuator/amplifier stage and the input of the frequency transposition stage. It would also be possible to equip the first attenuator/amplifier stage with additional filtering means so as to further attenuate the signal power, if necessary.
- According to one implementation of the invention, the calculation of the mean overall power of the entire signal received is performed in the digital block of the tuner, downstream of the analog/digital conversion stage. This calculation of the mean overall power then comprises, for example, a calculation of the modulus of the sampled signal as well as a numerical integration over a certain number of samples, typically 221. This being so, it would as a variant be possible to provide an integrator analog filter in the analog block intended to produce the mean of the analog signal from which one wishes to calculate the mean overall power. Next, the output signal from the filter (voltage), representative of the overall mean power of the signal received, would then be sampled in the analog/digital conversion stage. In theory, it would then be necessary to use just a single sample to perform the comparison with the reference value. However, in practice, this comparison would be performed with a mean value calculated over a very limited number of samples, for example three or four.
- According to a preferred embodiment of the invention, the analog block of the tuner furthermore contains a second controlled-gain amplifier stage, connected downstream of the analog filtering stage. The tuning module may also comprise:
- second means of calculation, connected to the output of the analog filtering stage, and able to calculate in the phase of normal operation the mean power of the selected channel;
- second means of comparison, incorporated into the digital block, and able to compare this mean calculated channel power with a second predetermined reference value corresponding to a maximum channel power desired at the input of the analog/digital conversion stage; and
- second means of adjustment able to adjust the gain of the second amplifier stage so as to minimize the deviation between the calculated channel power and the said second reference value.
- Stated otherwise, after the initialization phase, the signal is switched to the mixers of the frequency transposition stage, and the second amplification stage with controlled gain, integrated into the baseband filter, allows fine adjustment of the level at the input of the converter so as to have a power corresponding to the maximum dynamic range of the analog/digital conversion stage.
- By calculating, according to the invention, in an initialization phase the overall power of the signal received and by adjusting the gain of the first attenuator/amplifier stage with controlled gain, then by tailoring the gain of the second amplifier stage in the normal operating phase, better balancing is made possible between the control of the gains of the two controlled-gain amplifier stages.
- With respect to the prior art, external filters of broadband type are provided having discrete components, controllable as a function of the selecting of the desired channel, but there is no initialization phase in which the overall power of the entire signal received is calculated. The power of the signal is in fact calculated at the output of the analog block, after analog/digital conversion, on a filtered signal comprising, as well as the selected channel, the immediately adjacent channels. Also, it is on the basis of this power calculation alone that the gains of the various controlled-gain amplification stages are adjusted. Now, the drawback of this approach resides in that one then possesses just a single source of information relating to the reception power on the tuner and that this information is situated at the output of the analog chain. Also, this information is already filtered and therefore possesses only a part of the input signal, namely the desired channel and possibly the adjacent channels. The accuracy of adjustment of the various controlled-gain amplifiers is therefore less accurate than that used in the present invention which uses two different calculations of power, in the initialization phase and in the normal operating phase, so as to adjust the gains of the two controlled-gain amplification stages independently.
- Furthermore, if it is now assumed that a parasitic reception spike lies in the neighborhood of the selected channel, the latter will greatly influence the calculation of the power performed at the end of the analog chain in the prior art. Consequently, the gain of the first amplifier stage will tend to be minimized so as to avoid saturation of the following elements, and this will lead to an increase in the gain of the second amplifier stage so as to obtain the maximum dynamic range at the input of the analog/digital conversion stage.
- On the other hand, according to the invention, the power of the parasitic spike is “diluted” within the overall power of the signal received. This will lead, in the initialization phase, to the first amplifier stage being adjusted with a slightly higher gain than in the prior art. Therefore, in the normal operating phase, the channel power calculation performed at the output of the analog chain will lead to the gain of the second amplifier stage being adjusted with a lower gain than in the prior art. Hence, a greater margin is obtained with regard to the adjusting of the gain of the second amplifier, together with better balancing in the control of gains.
- The subject of the invention is also a satellite digital television signal receiver, comprising at least one electronic component as defined hereinabove.
- Other advantages and characteristics of the invention will be apparent on examining the detailed description of wholly nonlimiting embodiments and the appended drawings, in which:
-
FIG. 1 is a schematic diagram of the internal structure of an electronic component according to the invention; -
FIG. 2 is a more detailed schematic diagram of the internal architecture of the frequency tuning module of the electronic component ofFIG. 1 ; -
FIGS. 3 , 4 and 4 a are graphs plotting the frequency of channels before and after filtering; -
FIG. 5 illustrates is a more detailed schematic diagram of the channel decoding module of the electronic component ofFIG. 1 ; -
FIG. 6 is a flowchart of steps for controlling the operation of a frequency tuning module according to the invention; and -
FIG. 7 is a schematic diagram of one embodiment of an electronic component according to the invention. - In
FIG. 1 , the reference RDS denotes a satellite receiver/decoder (“Set-top box”) connected to a parabolic antenna ANT picking up digital television signals, and intended to receive and to decode these signals. This receiver RDS comprises at the front end an electronic component CMP intended to receive all the channels CNi present in the signal received at the signal input ES0 of this component, and to deliver at the output BS0 a stream FM of MPEG data. This component CMP is made entirely in an integrated manner in CMOS technology on a monolithic silicon substrate. The integrated circuit can be encapsulated in a conventional manner in a package so as to be bonded, for example by welding, to an electronic card. - The component CMP comprises at the front end a tuning device or “tuner” TZ, intended for selecting the desired channel from among all the channels CNi present in the signal received at the signal input ES0 which is also the input of the tuner. This tuner, which comprises, as will be seen in greater detail hereinbelow, an analog block BAN and a digital block BNM, is of the type having zero intermediate frequency. The analog block BAN and the digital block BNM of the tuner are separated by an analog/digital conversion stage CAN1, CAN2.
- Moreover, the component CMP comprises a channel decoding digital module DM, linked to the output of the analog/digital conversion stage which delivers the stream of data packets FM, corresponding to the information conveyed by the desired channel, that is the channel selected by the tuner.
- If reference is now made more particularly to
FIG. 2 , it may be seen that the tuner TZ is, as already mentioned, of the type with zero intermediate frequency, that is it does not perform any transposition of frequency to an intermediate frequency but includes just a single frequency transposition stage, here comprising the mixers MX1 and MX2, and directly transposing the signal in the vicinity of the baseband of a channel. Stated otherwise, the frequency transposition stage directly delivers the selected channel as well as the immediately adjacent channels. - The tuner TZ comprises, at the head end, a low-noise amplifier LNA connected to the signal input ES0 and having, for example, a gain of 15 dB. The amplifier LNA is followed by a first attenuator/controlled-gain amplifier stage ETA1. More precisely, this stage ETA1 comprises a controllable attenuator block ATN, which has been represented schematically in
FIG. 2 by a breaker which does or does not shunt the attenuator proper. This attenuator allows, when it is actuated, a signal attenuation of −20 dB for example. - The stage ETA1 also comprises, following this attenuator block ATN, two controlled-gain amplifiers AGCA and AGCB. The gain of each amplifier AGCA or AGCB can be adjusted, for example between three discrete values, namely the values 0 dB, 6 dB and 12 dB, for example. The total gain of the amplifier block composed of the two amplifiers AGCA and AGCD can therefore be controlled in such a way as to take the values 0 dB, 6 dB, 12 dB, 18 dB or 24 dB.
- The output of the stage ETA1 is connected to the input terminal BE of a signal routing means formed here of a multiplexer MUX1 controlled by a control signal SC. This multiplexer MUX1 comprises a first output terminal BS1 linked to the two mixers MX1 and MX2 of the frequency transposition stage.
- These two mixers MX1 and MX2 moreover receive, in a conventional manner, two quadrature mixing signals emanating for example from a frequency synthesizer SYT. The frequency of each of the two mixing signals is identical and corresponds substantially to the frequency of the selected channel. The frequency synthesizer SYT is controlled by a selection signal emanating from a selection input ES2 connected to an I2C bus according to a terminology known to the person skilled in the art. Furthermore, the frequency synthesizer is driven by a reference clock signal received on an input ES1 and originating from a quartz QT.
- The two processing paths, connected to the outputs of the two mixers MX1 and MX2, are quadrature paths, named I and Q respectively according to a standard terminology known to the person skilled in the art. The I path represents the in-phase signal, while the Q path represents the quadrature signal.
- As illustrated in
FIG. 1 , the signal received at the level of the input ESO is formed of several channels CNi situated in the 950-2150 MHz frequency band. The central frequencies Fd of these channels are spaced apart by 45 MHz. - The mixers MX1 and MX2 are equipped at the output with low-pass filters, the cutoff frequency of which is of the order of 150 to 250 MHz. The output signal from the two mixers MX1 and MX2 is therefore a signal centered about the frequency 0 MHz, extending over a frequency band of 150 to 250 MHz and comprising the selected channel as well as the immediately adjacent channels.
-
FIG. 3 illustrates, for simplifying purposes, the selected channel CNi and the immediately adjacent channel CNi+1. In this figure, the frequency F1, equal to 30 MHz, represents the frequency half-width of the channel CNi. The person skilled in the art is aware that this frequency half-width F1 in fact corresponds to a channel's theoretic frequency half-width (for example 22.5 MHz) multiplied by a coefficient known as the “roll off”, and which is, for example, equal to 1.35. - The two baseband filters FBB1 and FBB2, which follow the two mixers MX1 and MX2, have a top cutoff frequency equal to F2 (
FIG. 4 ). According to the invention, this frequency F2 is chosen to be at least 20% higher than the frequency half-width F1 of the channel CNi. By way of illustration, it will, for example, be possible to choose a top cutoff frequency F2 of each baseband filter FBB equal to 40 MHz. Thus, at the output of these two baseband filters FBB1 and FBB2 is a filtered signal comprising information ICN conveyed by the selected channel (FIG. 4 ) and information ICAD of so-called adjacent channels and, in practice, essentially comprising information relating to the channel immediately adjacent to that which is selected. - The person skilled in the art will consequently have noted that this analog filter, which is, for example, an order 6 filter, is a relatively soft filter, in the sense that it allows through information of adjacent channels. However, the use of a soft analog filter allows ready integration thereof on silicon. It will be seen moreover, in greater detail hereinbelow, that the overall filtering, which here includes a first analog step carried out by the FBB filtering, is in fact supplemented with a Nyquist digital filter which will remove the information of adjacent channels.
- Moreover, although it is entirely possible to use a baseband filter which is a low-pass filter, as represented in
FIG. 4 , it is nevertheless preferable to use a bandpass filter as illustrated inFIG. 4 a as baseband filter FBB. In this case, the bandpass filter FBB exhibits a bottom cutoff frequency F3 which is offset with respect to zero by a predetermined offset value, for example of the order of 500 KHz to 1 MHz. In this case, a frequency below the central frequency Fd of the desired channel will then be chosen as frequency of the mixing signals, rather than the frequency of the selected channel, as would be the case for a low-pass baseband filter. Also, more precisely, the frequency of the mixing signal would be below the central frequency by an offset value chosen at least equal to the value of the bottom cutoff frequency F3 of the analog filter FBB. The choice of frequency of the mixing signal also depends in particular on the information throughput. - The choice of a bandpass baseband filter is especially advantageous in the sense that it makes it possible to minimize or even to eliminate the source of noise originating from the operation of the transistors, which source of noise is a 1/f source. Stated otherwise, the DC component is not passed through to the analog processing.
- Referring again to
FIG. 2 , it may be seen that the two baseband filters are followed by a second controlled-gain amplification stage formed here of two controlled-gain amplifiers AGC1 and AGC2. The outputs of the two amplifiers AGC1 and AGC2 are respectively connected to the input terminals BE3 and BE30 of two other multiplexers MUX2 and MUX20 likewise controlled by the control signal SC. - The multiplexer MUX1 also comprises a second output terminal BS2 connected directly to the other two input terminals BE2 and BE20 of the other two multiplexers MUX2 and MUX20. This direct connection path therefore shunts any means of filtering the overall signal, in this instance the filters present at the input of the mixers MX1 and MX2 as well as the baseband filters FBB1 and FBB2. This direct connection will make it possible, as will be seen in greater detail hereinbelow, to calculate the overall power of the entire signal received.
- The two output terminals BS3 and BS30 of two multiplexers MUX2 and MUX20 are respectively connected to the two inputs of two analog digital converters CAN1 and CAN2 intended for sampling the analog signals received at their input at an adjustable sampling frequency. These two analog/digital converters CAN1 and CAN2 mark the boundary between the analog block BAN of the tuner BZ and the digital block BNM of this tuner. According to the invention, the sampling frequency of the analog/digital conversion stage is around 2.5 times higher than the top cutoff frequency F2 of the analog filtering stage FBB1, FBB2.
- Moreover, still with the objective of minimizing the interference between the digital part of the component CMP and the analog part, it is preferable for the sampling frequency of the converters CAN1 and CAN2 to be adjustable as a function of the central frequency Fd of the selected channel in such a way as to repel the harmonics of the sampling frequency out of the frequency span [Fd−F2; Fd+F2].
- In practice, the receiver RDS comprises control means MCM, for example embodied in a hard-wired manner or else within a microcontroller, which comprise a lookup table of correspondence between the central frequency of the selected channel and a sampling frequency which makes it possible to comply with the constraint regarding the top cutoff frequency F2 and the constraint regarding the frequency harmonics. This sampling frequency is for example delivered on the component input ES3, also connected to an I2C bus (
FIG. 1 ). Moreover, the control means MCM can also make it possible to deliver in particular the control signal SC (input ES4) making it possible to switch the various multiplexers of the tuner. - Before describing the internal architecture of the digital module DM in greater detail, the internal architecture of the digital block BNM of the tuner TZ will now be described in greater detail. The two in-quadrature digital signals I and Q delivered by the analog digital converters are processed in a calculation block MCL which will determine the power of this signal (I, Q) by calculating for example the modulus thereof. A simplified way of calculating the modulus of the signal in the block MCL is provided by the formula (1) hereinbelow:
-
Modulus (I, Q)=Max (abs(I), abs(Q))+½ Min (abs(I), abs (Q)) (1) - In this formula, Max denotes the maximum value, Min denotes the minimum value and abs denotes the absolute value.
- As will be seen in greater detail hereinbelow, according to the phases of operation of the tuner, the input terminal of the multiplexer MUX1 can be connected either to its first output terminal BS1, or to its second output terminal BS2. Likewise, the output terminals BS3 and BS30 of the multiplexers MUX2 and MUX20 can be correspondingly linked to the output terminals BE2 and BE20 or BE3 and BE30. When a direct connection is effected between the output of the stage ETA1 and the analog digital converters CAN1 and CAN2, the two signals I and Q are in fact identical signals and not in-quadrature signals. Formula (1) hereinabove for calculating the modulus therefore simplifies and becomes formula (2) hereinbelow in which S denotes the signal delivered by the output terminal BS2 of the multiplexer MUX1.
-
Modulus (S)=Max (abs (S))+½ Min (abs(S)) (2) - On the other hand, when the output of the stage ETA1 is connected to the converter CAN1 and CAN2 by way of the frequency transposition stage and of the baseband filters, the two signals I and Q are indeed two in-quadrature signals.
- The output of the calculation block MCL is linked to a multiplexer MUX4, one of the outputs of which is linked to a subtracter ADD1 and the other output of which is linked to a subtracter ADD2. When one wishes to calculate the overall mean power of the entire signal received, the multiplexer MUX4 is controlled in such a way as to deliver the signal arising from the calculation block MCL to the subtracter ADD1. This subtracter ADD1 furthermore receives on its second input a first reference value, stored for example in a register or a memory MM1.
- This first reference value corresponds to a maximum power desired at a predetermined location of the analog block, for example at the input of the mixers of the frequency transposition stage. It will, for example, be possible to fix this first reference value at −10 dBm, thereby making it possible to avoid saturation of the elements of the analog block.
- Each sample delivered by the calculation block MCL is in fact representative of the instantaneous power of the signal received at the input of this block MCL. The subtracter ADD1 in fact compares the instantaneous power of each sample with the first reference value. These successive comparison values are then temporally integrated in an integrator with programmable coefficients FIR1.
- By way of illustration, the integration is performed over a sliding window of 221 samples and the output of the integrator therefore provides the deviation between the overall mean power of the entire signal received and the first reference value. This being so, it would also be possible to perform the integration at the output of the block MCL so as to calculate the mean power of the overall signal, then to subtract the reference value from this mean value. The subtracter would in this case be placed downstream of the integrator.
- The output from the integrator FIR1 is then delivered to means for adjusting the gain of the stage ETA1. These adjusting means comprise for example a reference table which is decoded by the output of the integrator and which will deliver a digital word whose value will make it possible to control the breaker of the attenuator block ATN and to fix the gains of the two amplifiers AGCA and AGCB.
- When the input of the multiplexer MUX4 is connected to its other output, that is the one linked to the subtracter ADD2, it will be possible to calculate the mean power of the selected channel and to adjust the gain of the two controlled-gain amplifiers AGC1 and AGC2. In this regard, a register or memory MM2 contains a second reference value corresponding to a maximum channel power desired at the input of the analog/digital conversion stage so as to obtain the maximum dynamic range at the input of this stage. By way of illustration, this second reference value can be taken equal to 7 dB.
- The subtracter ADD2 then calculates the deviation between the instantaneous power of each sample of the selected channel and this second reference value. These deviations are then integrated in an integrator FIR2 having a structure similar to that described for the integrator FIR1. Likewise, by analogy with what was described hereinabove for the integrator FIR1, the integrator FIR2 decodes a second reference table TB2 which makes it possible to adjust the gain of the amplifiers AGC1 and AGC2.
- The manner of operation of the tuner according to the invention will now be described in greater detail whilst referring more particularly to
FIG. 6 . Upon turning on the tuner, or upon a change of channel, the control means MCM position the multiplexers MUX1, MUX2 and MUX20 in such a way as to allow a direct connection between the output of the amplifying stage ETA1 and the analog/digital converters. Likewise, the multiplexer MUX4 is positioned in such a way as to link the block MCL to the adder ADD1. - A tuner initialization phase then begins. At the beginning of this initialization phase, the breaker of the attenuator block ATN is opened by default, activating the attenuator proper and the gains of the amplifiers AGCA and AGCB are by default fixed at zero. The entire signal received at the input of the signal ESO is amplified in the amplifier LNA, then attenuated in the stage ETA1 and thereafter converted in the analog/digital converters CAN1 and CAN2.
- The overall mean power of the signal is then determined as explained hereinabove and the output of the filter FIR1, representative of the deviation between this overall mean power and the reference value contained in the register MM1, decodes the table TB1, thereby bringing about the resetting of the gain of the stage ETA1 (steps 20, 21 and 23). In fact, the resetting is performed only if the deviation between this overall mean power and the reference value contained in the register MM1 can be minimized (step 22), given the gain-setting possibilities provided by the stage ETA1.
- More precisely, by way of example, if it is assumed that the power of the signal received at the input ESO is equal to −5 dBm, the power of the signal after amplification in the amplifier LNA having a gain of 15 dB is equal to +10 dBm. After passing through the attenuator ATN and through the amplifiers AGCA and AGCB initially adjusted to have zero gain, the overall mean power of the signal at the output of the stage ETA1 is equal to −10 dBm. This power will be calculated in the digital block and compared with the first reference value which is precisely equal to −10 dBm. In this case, the deviation is zero and consequently a minimum. The initialization phase then terminates and the gain and attenuation controls of the stage ETA1 are thus not modified.
- If, on the other hand, the power of the signal received at the input ES0 is equal to −20 dBm, the power of the signal at the output of the stage ETA1 is equal to −25 dBm. The calculated deviation between this overall mean power and the first reference value is then equal to −15 dBm. In this case, the means for adjusting the gain of the stage ETA1 can for example adjust the gains of the two amplifiers AGCA directly in such a way as to impart a total gain of 12 dB, and this will lead to the obtaining of a signal power at the output of the stage ETA1 equal to −13 dBm. Given the possibilities of stepwise adjustment of the amplifiers AGCA and AGCB, the deviation of −3 dB between this value and the first reference value is regarded as the minimum deviation. The initialization phase is consequently terminated.
- As a variant, it will have been possible to perform two successive cycles of adjustment by increasing the gain of the stage ETA1 twice running in steps of 6 dB.
- At the end of the initialization phase, the tuner reverts to a phase of normal operation, in which the control means MCM deliver a control signal SC positioning the multiplexers on their other path. In the course of this phase of normal operation, the desired channel (step 24) is selected and the channel power is calculated in a similar manner to that described hereinabove in the block MCL (step 25), then compared and averaged with the aid of the subtracter ADD2, of the integrator FIR2 and of the second reference value stored in the memory MM2 (step 26). The decoding of the table TB2 allows finer adjustment of the amplifiers AGC1 and AGC2. It should be noted here that, whereas in this phase of normal operation the gain of the stage ETA1 is fixed, the gain of the amplifiers AGC1 and AGC2 is constantly readjusted (step 28) so long as the calculated deviation is not regarded as a minimum (step 27).
- Now referring once again more especially to
FIGS. 1 , 2 and 5, it may be seen that the receiver RDS comprises a channel decoding digital module DM receiving the two signals I and Q and comprising a demodulation stage DMD capable of performing conventional demodulation processing (such as QPSK or 8 PSK demodulation according to a nomenclature which is well known to the person skilled in the art), followed by an error correction stage CRE performing conventional Viterbi decoding processing, a deinterleaving, a Reed-Solomon decoding, a deshuffling, so as to deliver the packet stream FM which will be decoded in a source decoding block external to the component CMP, in accordance with the MPEG standard for example. - The demodulation and filtering stage DMD diagrammatically comprises at the front end correction means DRT (“derotator”) able to correct the phase noise, the frequency drift and the frequency offset of the frequency synthesizers. The correction means DRT are also used here according to the invention to compensate for the bandpass filtering FBB1, FBB2 and thus prevent the obtaining of too low an error margin for the interpretation of the constellation. Such derotation means may for example be those described in European Patent Application No. 481,543.
- The analog filtering is here supplemented with a Nyquist filtering performed in a digital filter FN, whose cutoff frequency is equal to the frequency half-width F1 of the desired channel. The filter FN consequently supplements the filtering performed by the analog filter FBB1, FBB2 and discards the information of adjacent channels.
- A controlled-gain amplifier AGC makes it possible to reclamp the power level. More precisely, the mean value of the signals I and Q is measured after the digital filter and compared to a programmable value, in a manner similar to what is performed in respect of the control of the amplifiers AGC1 and AGC2. The integrated error signal is subsequently applied to a multiplier on each path I and Q.
- The error correction stage CRE subsequently performs the conventional error correction processing well known to the person skilled in the art, under the nomenclature FEC (Forward Error Correction).
- Technologically, the component CMP according to the invention is embodied, for example in 0.18 μm CMOS technology, on a monolithic substrate SB made of silicon, for example of P− type (
FIG. 7 ). To absorb the high-frequency current spikes, it is preferable to glue a metal plate PL onto the rear face of the substrate SB by means of a conventional conducting glue CL. This metal plate is intended to be grounded. The fine layer of oxide which forms naturally on the silicon of the substrate forms the dielectric of a capacitor whose two electrodes are formed respectively by the substrate SB and the metal plate PL. This capacitor, whose capacitance is relatively large, thus makes it possible to absorb the high-frequency current spikes. - By way of illustration, the area of the capacitor, which corresponds substantially to the area of the chip, may be of the order of 17 mm2. Moreover, the digital part of the component CMP, that is in this instance the digital block BN and the module DM are made in a region ZN of the substrate which is insulated from the remainder of the substrate (in which region the analog part BAN of the component is made) by an N−-doped semiconducting barrier formed here of a buried layer CH1 and two wells PT1 and PT2. Moreover, the PMOS transistors of the digital part are made within an N− well, which comes into contact with the buried layer CH1.
- Also, to prevent the noise in the supply voltage Vdd from being transmitted via the N− wells to the analog part, so that it directly disturbs the baseband filtering, it is advantageous to bias all the N− wells with a different bias voltage from that supplying the transistors situated in this insulated region ZN of the substrate.
Claims (21)
1-12. (canceled)
13. A satellite signal receiver comprising:
an antenna; and
an integrated circuit (IC) coupled to said antenna and comprising
a tuner having zero intermediate frequency and configured to receive analog signals containing information coded by a digital modulation and comprising a plurality of channels extending over a frequency range, determine a selected channel from among the plurality thereof, and output two phase quadrature baseband signals containing information of the selected channel and information of at least one channel adjacent the selected channel; and
a channel decoder coupled to said tuner.
14. The satellite signal receiver according to claim 13 wherein said tuner comprises:
a signal input coupled to said antenna;
an analog block coupled to said signal input comprising a frequency mixer and an analog filter coupled thereto; and
an analog-to-digital converter (ADC) coupled to said analog block.
15. The satellite signal receiver according to claim 14 wherein said channel decoder comprises:
a demodulator;
a digital filter coupled to said demodulator and configured to remove the information of the at least one adjacent channel; and
an error correction block configured to deliver a stream of data packets corresponding to the information of the selected channel.
16. The satellite signal receiver according to claim 15 wherein said analog filter has a top cutoff frequency that is twenty percent higher than a frequency half-width of at least one of the plurality of channels; wherein said ADC has a sampling frequency that is 2.5 times higher than the top cutoff frequency of the analog filter; and wherein said digital filter has a cutoff frequency equal to the frequency half-width of at least one of the plurality of channels.
17. The satellite signal receiver according to claim 15 wherein said ADC has a sampling frequency that varies as a function of a central frequency, Fd, of the selected channel to reduce harmonics of the sampling frequency from a frequency span of Fd−F2 to Fd+F2, where F2 designates the top cutoff frequency of said analog filter.
18. The satellite signal receiver according to claim 13 further comprising a metal plate and an adhesive layer securing said metal layer to said IC.
19. The satellite signal receiver according to claim 13 wherein said IC includes an insulated portion having a first conductivity and an insulating barrier having a second conductivity, said insulating barrier insulating said insulated portion from remaining portions of said monolithic substrate;
wherein at least the decoder is formed in the insulated portion;
and wherein said insulating barrier is biased by a bias voltage different from that of said insulated portion.
20. The satellite signal receiver according to claim 15 wherein said analog filter comprises a bandpass filter having a bottom cutoff frequency with a value greater than 0;
further comprising a controllable generator configured to deliver a mixing signal to said frequency mixer having a frequency being below a central frequency of the selected channel by an offset value at least equal to the bottom cutoff frequency; and wherein said demodulator is configured to correct phase noise, frequency drift and the offset value.
21. The satellite signal receiver according to claim 15 wherein said analog block module comprises a first controlled-gain amplifier with a controlled gain coupled between said signal input and said frequency mixer; and wherein said tuner further comprises a digital block coupled to said analog block by said ADC.
22. An integrated circuit (IC) comprising:
a tuner having zero intermediate frequency and configured to receive analog signals containing information coded by a digital modulation and comprising a plurality of channels extending over a frequency range, determine a selected channel from among the plurality thereof, and output two phase quadrature baseband signals containing information of the selected channel and information of at least one channel adjacent the selected channel; and
a channel decoder coupled to said tuner.
23. The IC according to claim 22 wherein said tuner comprises:
a signal input coupled to said antenna;
an analog block coupled to said signal input comprising a frequency mixer and an analog filter coupled thereto; and
an analog-to-digital converter (ADC) coupled to said analog block.
24. The IC according to claim 23 wherein said channel decoder comprises:
a demodulator;
a digital filter coupled to said demodulator and configured to remove the information of the at least one adjacent channel; and
an error correction block configured to deliver a stream of data packets corresponding to the information of the selected channel.
25. The IC according to claim 24 wherein said analog filter has a top cutoff frequency that is twenty percent higher than a frequency half-width of at least one of the plurality of channels; wherein said ADC has a sampling frequency that is 2.5 times higher than the top cutoff frequency of the analog filter; and wherein said digital filter has a cutoff frequency equal to the frequency half-width of at least one of the plurality of channels.
26. The IC according to claim 24 wherein said ADC has a sampling frequency that varies as a function of a central frequency, Fd, of the selected channel to reduce harmonics of the sampling frequency from a frequency span of Fd−F2 to Fd+F2, where F2 designates the top cutoff frequency of said analog filter.
27. The IC according to claim 24 wherein said analog filter comprises a bandpass filter having a bottom cutoff frequency with a value greater than 0; further comprising a controllable generator configured to deliver a mixing signal to said frequency mixer having a frequency being below a central frequency of the selected channel by an offset value at least equal to the bottom cutoff frequency; and wherein said demodulator is configured to correct phase noise, frequency drift and the offset value.
28. The IC according to claim 24 wherein said analog block module comprises a first controlled-gain amplifier with a controlled gain coupled between said signal input and said frequency mixer; and wherein said tuner further comprises a digital block coupled to said analog block by said ADC.
29. The IC according to claim 28 wherein said digital block is configured to compare a mean overall power with a first reference value corresponding to a maximum power desired at a location of said analog block, and adjust a gain of the first controlled-gain amplifier stage as a function of the comparison.
30. The IC according to claim 29 wherein said analog block further comprises a second controlled-gain amplifier coupled downstream of said analog filter; and wherein said tuner is configured to calculate a mean power of the selected channel, compare the mean power with a second reference value corresponding to a maximum channel power at the input of said ADC, and adjust a gain of said second controlled-gain amplifier.
31. A signal processing method using an integrated circuit (IC) comprising a tuner having zero intermediate frequency and a channel decoder coupled thereto, the method comprising:
operating the tuner to receive analog signals containing information coded by a digital modulation and comprising a plurality of channels extending over a frequency range, determine a selected channel from among the plurality thereof, and output two phase quadrature baseband signals containing information of the selected channel and information of at least one channel adjacent the selected channel; and
operating the channel decoder to deliver a stream of data packets corresponding to the information of the selected channel.
32. The method according to claim 31 further comprising operating the channel decoder to remove the information of the at least one adjacent channel, and perform error correction to deliver the stream of data packets.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/921,337 US20130283322A1 (en) | 2001-05-18 | 2013-06-19 | Electronic component allowing the decoding of a radiofrequency transmission channel conveying coded digital information, in particular for satellite digital telebroadcasting |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0106592A FR2824986B1 (en) | 2001-05-18 | 2001-05-18 | ELECTRONIC COMPONENT FOR THE DECODING OF A RADIO FREQUENCY TRANSMISSION CHANNEL CARRYING ENCODED DIGITAL INFORMATION, PARTICULARLY FOR DIGITAL SATELLITE BROADCASTING |
FR0106592 | 2001-05-18 | ||
US10/150,524 US8483644B2 (en) | 2001-05-18 | 2002-05-17 | Electronic component allowing the decoding of a radiofrequency transmission channel conveying coded digital information, in particular for satellite digital telebroadcasting |
US13/921,337 US20130283322A1 (en) | 2001-05-18 | 2013-06-19 | Electronic component allowing the decoding of a radiofrequency transmission channel conveying coded digital information, in particular for satellite digital telebroadcasting |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/150,524 Division US8483644B2 (en) | 2001-05-18 | 2002-05-17 | Electronic component allowing the decoding of a radiofrequency transmission channel conveying coded digital information, in particular for satellite digital telebroadcasting |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130283322A1 true US20130283322A1 (en) | 2013-10-24 |
Family
ID=8863446
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/150,524 Active 2035-05-25 US8483644B2 (en) | 2001-05-18 | 2002-05-17 | Electronic component allowing the decoding of a radiofrequency transmission channel conveying coded digital information, in particular for satellite digital telebroadcasting |
US13/921,337 Abandoned US20130283322A1 (en) | 2001-05-18 | 2013-06-19 | Electronic component allowing the decoding of a radiofrequency transmission channel conveying coded digital information, in particular for satellite digital telebroadcasting |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/150,524 Active 2035-05-25 US8483644B2 (en) | 2001-05-18 | 2002-05-17 | Electronic component allowing the decoding of a radiofrequency transmission channel conveying coded digital information, in particular for satellite digital telebroadcasting |
Country Status (3)
Country | Link |
---|---|
US (2) | US8483644B2 (en) |
EP (1) | EP1259077A1 (en) |
FR (1) | FR2824986B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140068694A1 (en) * | 2012-08-30 | 2014-03-06 | Maxlinear, Inc. | Method and System for Power Management in a Frequency Division Multiplexed Network |
Families Citing this family (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2824986B1 (en) * | 2001-05-18 | 2003-10-31 | St Microelectronics Sa | ELECTRONIC COMPONENT FOR THE DECODING OF A RADIO FREQUENCY TRANSMISSION CHANNEL CARRYING ENCODED DIGITAL INFORMATION, PARTICULARLY FOR DIGITAL SATELLITE BROADCASTING |
JP2005534203A (en) * | 2001-10-16 | 2005-11-10 | 株式会社RfStream | Method and apparatus for implementing a receiver on a monolithic integrated circuit |
US7199844B2 (en) * | 2002-05-28 | 2007-04-03 | Rfstream Corporation | Quadratic nyquist slope filter |
WO2003103131A2 (en) * | 2002-05-29 | 2003-12-11 | Ukom, Inc. | Image rejection quadratic filter |
AU2003243422A1 (en) * | 2002-06-05 | 2003-12-22 | Rfstream Corporation | Quadratic video demodulation with baseband nyquist filter |
US6882245B2 (en) * | 2002-06-05 | 2005-04-19 | Rf Stream Corporation | Frequency discrete LC filter bank |
JP3586267B2 (en) * | 2002-06-18 | 2004-11-10 | 沖電気工業株式会社 | Automatic gain control circuit |
FR2853487A1 (en) | 2003-04-01 | 2004-10-08 | St Microelectronics Sa | ELECTRONIC COMPONENT FOR DECODING DIGITAL SATELLITE TELEVISION SIGNALS |
FR2853486B1 (en) * | 2003-04-03 | 2005-08-05 | St Microelectronics Sa | ELECTRONIC COMPONENT FOR DECODING DIGITAL OR CABLE TELEVISION SIGNALS |
FR2853796B1 (en) | 2003-04-11 | 2005-07-01 | St Microelectronics Sa | ELECTRONIC COMPONENT FOR DECODING TERRESTRIAL OR CABLE DIGITAL TELEVISION SIGNALS. |
FR2853795B1 (en) * | 2003-04-11 | 2005-07-01 | St Microelectronics Sa | ELECTRONIC COMPONENT WITH INTEGRATED TUNING DEVICE FOR DECODING TERRESTRIAL OR CABLE DIGITAL TELEVISION SIGNALS. |
US7251463B2 (en) * | 2003-06-30 | 2007-07-31 | Crestcom, Inc. | Methods and apparatus for controlling signals |
US7295816B2 (en) * | 2003-06-30 | 2007-11-13 | Crestcom, Inc. | Methods and apparatus for controlling signals |
US6940365B2 (en) * | 2003-07-18 | 2005-09-06 | Rfstream Corporation | Methods and apparatus for an improved discrete LC filter |
US7142255B2 (en) * | 2003-10-08 | 2006-11-28 | Silicon Laboratories Inc. | Transport stream and channel selection system for digital video receiver systems and associated method |
US7358795B2 (en) * | 2005-03-11 | 2008-04-15 | Rfstream Corporation | MOSFET temperature compensation current source |
US20060217095A1 (en) * | 2005-03-11 | 2006-09-28 | Takatsuga Kamata | Wideband tuning circuit |
FR2884382B1 (en) * | 2005-04-11 | 2007-05-25 | Dibcom Sa | DEVICE FOR RECEIVING DIGITAL TELEVISION ANALOG SIGNALS AND CORRESPONDING RECEIVER. |
DE102005041503A1 (en) * | 2005-09-01 | 2007-04-05 | Atmel Germany Gmbh | Method and device for detecting the occupation of an adjacent channel with a signal |
ATE480052T1 (en) * | 2006-03-01 | 2010-09-15 | Nokia Corp | CONTROLLING A RECEIVER TO REDUCE THE INFLUENCE OF A DISTURBANCE |
US8014477B1 (en) | 2006-03-08 | 2011-09-06 | Marvell International Ltd. | Receiver employing selectable A/D sample clock frequency |
US7783260B2 (en) | 2006-04-27 | 2010-08-24 | Crestcom, Inc. | Method and apparatus for adaptively controlling signals |
US8719875B2 (en) * | 2006-11-06 | 2014-05-06 | The Directv Group, Inc. | Satellite television IP bitstream generator receiving unit |
US20080120655A1 (en) * | 2006-11-22 | 2008-05-22 | The Directv Group, Inc. | Integrated satellite master antenna television unit |
US9942618B2 (en) * | 2007-10-31 | 2018-04-10 | The Directv Group, Inc. | SMATV headend using IP transport stream input and method for operating the same |
US9992525B1 (en) | 2008-09-15 | 2018-06-05 | The Directv Group, Inc. | Method and system for inserting local channel insertion in a multi-terminal system |
US10021437B1 (en) | 2008-09-15 | 2018-07-10 | The Directv Group, Inc. | Method and system for discontinuing a channel stream in a multi-terminal system |
US8132216B1 (en) | 2008-11-07 | 2012-03-06 | The Directv Group, Inc. | Method and system for controlling a multi-terminal system |
US8824574B2 (en) * | 2009-09-11 | 2014-09-02 | Crestcom, Inc. | Transmitting unit that reduces PAPR and method therefor |
US8185065B2 (en) * | 2009-10-15 | 2012-05-22 | Crestcom, Inc. | Transmitting unit that reduces PAPR using out-of-band distortion and method therefor |
US8856843B1 (en) | 2011-10-31 | 2014-10-07 | The Directv Group, Inc. | Method and system for adding local channels and program guide data at a user receiving device in an aggregated content distribution system |
US8595770B2 (en) | 2011-10-31 | 2013-11-26 | The Directv Group, Inc. | Aggregated content distribution system and method for operating the same |
US8621530B1 (en) | 2011-10-31 | 2013-12-31 | The Directv Group, Inc. | Method and system for controlling user devices in an aggregated content distribution system |
US9031567B2 (en) * | 2012-12-28 | 2015-05-12 | Spreadtrum Communications Usa Inc. | Method and apparatus for transmitter optimization based on allocated transmission band |
US10033343B2 (en) * | 2014-03-31 | 2018-07-24 | Qualcomm Incorporated | Spectrum sensing radio receiver |
US9985671B2 (en) * | 2016-01-15 | 2018-05-29 | Avago Technologies General Ip (Singapore) Pte. Ltd. | System, device, and method for improving radio performance |
US9848342B1 (en) | 2016-07-20 | 2017-12-19 | Ccip, Llc | Excursion compensation in multipath communication systems having performance requirements parameters |
Citations (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4894657A (en) * | 1988-11-25 | 1990-01-16 | General Electric Company | Pipelined analog-to-digital architecture with parallel-autozero analog signal processing |
US5487186A (en) * | 1993-06-28 | 1996-01-23 | Hitachi America, Ltd. | Automatic frequency control using split-band signal strength measurements |
US5517529A (en) * | 1993-10-18 | 1996-05-14 | Westinghouse Electric Corp. | UHF/L-Band monolithic direct digital receiver |
US5678222A (en) * | 1994-10-12 | 1997-10-14 | Hewlett-Packard Company | Modulation and frequency conversion by time sharing |
US5722062A (en) * | 1994-06-06 | 1998-02-24 | Oki Electric Industry Co., Ltd | Linear receiver having dual automatic gain control loops |
US5983081A (en) * | 1996-03-29 | 1999-11-09 | Nokia Mobile Phones, Ltd. | Method for generating frequencies in a direct conversion transceiver of a dual band radio communication system, a direct conversion transceiver of a dual band radio communication system and the use of this method and apparatus in a mobile station |
US6031878A (en) * | 1997-02-28 | 2000-02-29 | Maxim Integrated Products, Inc. | Direct-conversion tuner integrated circuit for direct broadcast satellite television |
US6075978A (en) * | 1996-03-21 | 2000-06-13 | Nec Corporation | Automatic gain control system and method of automatic gain control |
US6091931A (en) * | 1997-06-18 | 2000-07-18 | Lsi Logic Corporation | Frequency synthesis architecture in a satellite receiver |
US6101226A (en) * | 1996-03-27 | 2000-08-08 | Matsushita Electric Industrial Co., Ltd. | Radio receiving apparatus for receiving communication signals of different bandwidths |
US6115593A (en) * | 1996-05-07 | 2000-09-05 | Nokia Mobile Phones, Ltd. | Elimination of D.C. offset and spurious AM suppression in a direct conversion receiver |
US6147713A (en) * | 1998-03-09 | 2000-11-14 | General Instrument Corporation | Digital signal processor for multistandard television reception |
US6163685A (en) * | 1997-05-23 | 2000-12-19 | U.S. Philips Corporation | Receiver with controllable amplifier means |
US6249559B1 (en) * | 1995-08-25 | 2001-06-19 | L.G. Electronics Inc. | Digital frequency phase locked loop (FPLL) for vestigial sideband (VSB) modulation transmission system |
US20010041532A1 (en) * | 1997-02-28 | 2001-11-15 | Martin Tomasz | Direct-conversion tuner integrated circuit for direct broadcast satellite television |
US20020003586A1 (en) * | 2000-04-21 | 2002-01-10 | Stmicroelectronics S.A. | Tuner of the type having zero intermediate frequency and corresponding control process |
US6366622B1 (en) * | 1998-12-18 | 2002-04-02 | Silicon Wave, Inc. | Apparatus and method for wireless communications |
US6385262B1 (en) * | 1997-12-29 | 2002-05-07 | Telefonaktiebolaget Lm Ericsson | Method and apparatus for changing the channel bandwidth that is receivable in a radio receiver |
US20020060751A1 (en) * | 2000-11-21 | 2002-05-23 | Pace Micro Technology Plc. | Broadcast data receivers and adaptive nature of amplitude gain control thresholds to optimise received signal quality |
US20020089956A1 (en) * | 1995-12-07 | 2002-07-11 | Hans-Christian Haugli | Wireless packet data distributed communications system |
US20020127982A1 (en) * | 2001-03-07 | 2002-09-12 | Nokia Mobile Phones Ltd | Mobile station receiver operable for both single and multi-carrier reception |
US20020154620A1 (en) * | 2001-02-23 | 2002-10-24 | Yehuda Azenkot | Head end receiver for digital data delivery systems using mixed mode SCDMA and TDMA multiplexing |
US20020163981A1 (en) * | 2001-05-01 | 2002-11-07 | Matsushita Communication Industrial Corporation Of U.S.A. | Switched capacitor network for tuning and downconversion |
US20020181614A1 (en) * | 2001-04-09 | 2002-12-05 | Texas Instruments Incorporated | Subsampling RF receiver architecture |
US6498926B1 (en) * | 1997-12-09 | 2002-12-24 | Qualcomm Incorporated | Programmable linear receiver having a variable IIP3 point |
US20030087622A1 (en) * | 2001-11-08 | 2003-05-08 | Srikant Jayaraman | Method and apparatus for mitigating adjacent channel interference in a wireless communication system |
US6600795B1 (en) * | 1994-11-30 | 2003-07-29 | Matsushita Electric Industrial Co., Ltd. | Receiving circuit |
US20030181211A1 (en) * | 2002-03-19 | 2003-09-25 | Javad Razavilar | Method and apparatus for dynamic channel selection in wireless modems |
US6714776B1 (en) * | 1999-09-28 | 2004-03-30 | Microtune (Texas), L.P. | System and method for an image rejecting single conversion tuner with phase error correction |
US6753604B1 (en) * | 1999-09-29 | 2004-06-22 | Renesas Technology Corp. | High frequency circuit module and communication device |
US6775530B2 (en) * | 2001-11-27 | 2004-08-10 | Qualcomm Inc. | Direct conversion of narrow-band RF signals |
US6804501B1 (en) * | 2000-09-25 | 2004-10-12 | Prairiecomm, Inc. | Receiver having gain control and narrowband interference detection |
US7024169B2 (en) * | 2002-01-25 | 2006-04-04 | Qualcomm Incorporated | AMPS receiver using a zero-IF architecture |
US7142882B2 (en) * | 2001-03-09 | 2006-11-28 | Schmidt Dominik J | Single chip wireless communication integrated circuit |
US7167694B2 (en) * | 2003-04-14 | 2007-01-23 | Silicon Laboratories Inc. | Integrated multi-tuner satellite receiver architecture and associated method |
US7457617B2 (en) * | 2001-03-19 | 2008-11-25 | Cisco Technology, Inc. | CMOS wireless transceiver with programmable characteristics |
US7643634B2 (en) * | 2003-04-01 | 2010-01-05 | Stmicroelectronics S.A. | Electronic component allowing the decoding of satellite digital television signals |
US7796197B2 (en) * | 2003-04-11 | 2010-09-14 | Stmicroelectronics S.A. | Electronic component allowing the decoding of digital terrestrial or cable television signals |
US20100260281A1 (en) * | 2009-04-13 | 2010-10-14 | Adc Telecommunications, Inc. | Joint channel estimation and modulation detection |
US20110151814A1 (en) * | 2009-12-22 | 2011-06-23 | KABUSHIKI KAISHA KENWOOD A corporation of Japan | Radio receiving apparatus |
US8483644B2 (en) * | 2001-05-18 | 2013-07-09 | Stmicroelectronics Sa | Electronic component allowing the decoding of a radiofrequency transmission channel conveying coded digital information, in particular for satellite digital telebroadcasting |
-
2001
- 2001-05-18 FR FR0106592A patent/FR2824986B1/en not_active Expired - Fee Related
-
2002
- 2002-05-10 EP EP02291175A patent/EP1259077A1/en not_active Withdrawn
- 2002-05-17 US US10/150,524 patent/US8483644B2/en active Active
-
2013
- 2013-06-19 US US13/921,337 patent/US20130283322A1/en not_active Abandoned
Patent Citations (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4894657A (en) * | 1988-11-25 | 1990-01-16 | General Electric Company | Pipelined analog-to-digital architecture with parallel-autozero analog signal processing |
US5487186A (en) * | 1993-06-28 | 1996-01-23 | Hitachi America, Ltd. | Automatic frequency control using split-band signal strength measurements |
US5517529A (en) * | 1993-10-18 | 1996-05-14 | Westinghouse Electric Corp. | UHF/L-Band monolithic direct digital receiver |
US5722062A (en) * | 1994-06-06 | 1998-02-24 | Oki Electric Industry Co., Ltd | Linear receiver having dual automatic gain control loops |
US5678222A (en) * | 1994-10-12 | 1997-10-14 | Hewlett-Packard Company | Modulation and frequency conversion by time sharing |
US6600795B1 (en) * | 1994-11-30 | 2003-07-29 | Matsushita Electric Industrial Co., Ltd. | Receiving circuit |
US6249559B1 (en) * | 1995-08-25 | 2001-06-19 | L.G. Electronics Inc. | Digital frequency phase locked loop (FPLL) for vestigial sideband (VSB) modulation transmission system |
US20020089956A1 (en) * | 1995-12-07 | 2002-07-11 | Hans-Christian Haugli | Wireless packet data distributed communications system |
US6075978A (en) * | 1996-03-21 | 2000-06-13 | Nec Corporation | Automatic gain control system and method of automatic gain control |
US6101226A (en) * | 1996-03-27 | 2000-08-08 | Matsushita Electric Industrial Co., Ltd. | Radio receiving apparatus for receiving communication signals of different bandwidths |
US5983081A (en) * | 1996-03-29 | 1999-11-09 | Nokia Mobile Phones, Ltd. | Method for generating frequencies in a direct conversion transceiver of a dual band radio communication system, a direct conversion transceiver of a dual band radio communication system and the use of this method and apparatus in a mobile station |
US6115593A (en) * | 1996-05-07 | 2000-09-05 | Nokia Mobile Phones, Ltd. | Elimination of D.C. offset and spurious AM suppression in a direct conversion receiver |
US20010041532A1 (en) * | 1997-02-28 | 2001-11-15 | Martin Tomasz | Direct-conversion tuner integrated circuit for direct broadcast satellite television |
US6031878A (en) * | 1997-02-28 | 2000-02-29 | Maxim Integrated Products, Inc. | Direct-conversion tuner integrated circuit for direct broadcast satellite television |
US6163685A (en) * | 1997-05-23 | 2000-12-19 | U.S. Philips Corporation | Receiver with controllable amplifier means |
US6091931A (en) * | 1997-06-18 | 2000-07-18 | Lsi Logic Corporation | Frequency synthesis architecture in a satellite receiver |
US6498926B1 (en) * | 1997-12-09 | 2002-12-24 | Qualcomm Incorporated | Programmable linear receiver having a variable IIP3 point |
US6385262B1 (en) * | 1997-12-29 | 2002-05-07 | Telefonaktiebolaget Lm Ericsson | Method and apparatus for changing the channel bandwidth that is receivable in a radio receiver |
US6147713A (en) * | 1998-03-09 | 2000-11-14 | General Instrument Corporation | Digital signal processor for multistandard television reception |
US6366622B1 (en) * | 1998-12-18 | 2002-04-02 | Silicon Wave, Inc. | Apparatus and method for wireless communications |
US6714776B1 (en) * | 1999-09-28 | 2004-03-30 | Microtune (Texas), L.P. | System and method for an image rejecting single conversion tuner with phase error correction |
US6753604B1 (en) * | 1999-09-29 | 2004-06-22 | Renesas Technology Corp. | High frequency circuit module and communication device |
US20020003586A1 (en) * | 2000-04-21 | 2002-01-10 | Stmicroelectronics S.A. | Tuner of the type having zero intermediate frequency and corresponding control process |
US6804501B1 (en) * | 2000-09-25 | 2004-10-12 | Prairiecomm, Inc. | Receiver having gain control and narrowband interference detection |
US20020060751A1 (en) * | 2000-11-21 | 2002-05-23 | Pace Micro Technology Plc. | Broadcast data receivers and adaptive nature of amplitude gain control thresholds to optimise received signal quality |
US20020154620A1 (en) * | 2001-02-23 | 2002-10-24 | Yehuda Azenkot | Head end receiver for digital data delivery systems using mixed mode SCDMA and TDMA multiplexing |
US20020127982A1 (en) * | 2001-03-07 | 2002-09-12 | Nokia Mobile Phones Ltd | Mobile station receiver operable for both single and multi-carrier reception |
US7142882B2 (en) * | 2001-03-09 | 2006-11-28 | Schmidt Dominik J | Single chip wireless communication integrated circuit |
US7457617B2 (en) * | 2001-03-19 | 2008-11-25 | Cisco Technology, Inc. | CMOS wireless transceiver with programmable characteristics |
US20020181614A1 (en) * | 2001-04-09 | 2002-12-05 | Texas Instruments Incorporated | Subsampling RF receiver architecture |
US20020163981A1 (en) * | 2001-05-01 | 2002-11-07 | Matsushita Communication Industrial Corporation Of U.S.A. | Switched capacitor network for tuning and downconversion |
US8483644B2 (en) * | 2001-05-18 | 2013-07-09 | Stmicroelectronics Sa | Electronic component allowing the decoding of a radiofrequency transmission channel conveying coded digital information, in particular for satellite digital telebroadcasting |
US20030087622A1 (en) * | 2001-11-08 | 2003-05-08 | Srikant Jayaraman | Method and apparatus for mitigating adjacent channel interference in a wireless communication system |
US6775530B2 (en) * | 2001-11-27 | 2004-08-10 | Qualcomm Inc. | Direct conversion of narrow-band RF signals |
US7024169B2 (en) * | 2002-01-25 | 2006-04-04 | Qualcomm Incorporated | AMPS receiver using a zero-IF architecture |
US20030181211A1 (en) * | 2002-03-19 | 2003-09-25 | Javad Razavilar | Method and apparatus for dynamic channel selection in wireless modems |
US7643634B2 (en) * | 2003-04-01 | 2010-01-05 | Stmicroelectronics S.A. | Electronic component allowing the decoding of satellite digital television signals |
US7796197B2 (en) * | 2003-04-11 | 2010-09-14 | Stmicroelectronics S.A. | Electronic component allowing the decoding of digital terrestrial or cable television signals |
US7167694B2 (en) * | 2003-04-14 | 2007-01-23 | Silicon Laboratories Inc. | Integrated multi-tuner satellite receiver architecture and associated method |
US20100260281A1 (en) * | 2009-04-13 | 2010-10-14 | Adc Telecommunications, Inc. | Joint channel estimation and modulation detection |
US20110151814A1 (en) * | 2009-12-22 | 2011-06-23 | KABUSHIKI KAISHA KENWOOD A corporation of Japan | Radio receiving apparatus |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140068694A1 (en) * | 2012-08-30 | 2014-03-06 | Maxlinear, Inc. | Method and System for Power Management in a Frequency Division Multiplexed Network |
US9049491B2 (en) * | 2012-08-30 | 2015-06-02 | Maxlinear, Inc. | Method and system for power management in a frequency division multiplexed network |
US20150334466A1 (en) * | 2012-08-30 | 2015-11-19 | Maxlinear, Inc. | Method and System for Power Management in a Frequency Division Multiplexed Network |
US9420345B2 (en) * | 2012-08-30 | 2016-08-16 | Maxlinear, Inc. | Method and system for power management in a frequency division multiplexed network |
US9749707B2 (en) * | 2012-08-30 | 2017-08-29 | Maxlinear, Inc. | Method and system for power management in a frequency division multiplexed network |
US20170325002A1 (en) * | 2012-08-30 | 2017-11-09 | Maxlinear, Inc. | Method and System for Power Management in a Frequency Division Multiplexed Network |
US10178441B2 (en) * | 2012-08-30 | 2019-01-08 | Maxlinear, Inc. | Method and system for power management in a frequency division multiplexed network |
Also Published As
Publication number | Publication date |
---|---|
FR2824986A1 (en) | 2002-11-22 |
FR2824986B1 (en) | 2003-10-31 |
US8483644B2 (en) | 2013-07-09 |
EP1259077A1 (en) | 2002-11-20 |
US20030053562A1 (en) | 2003-03-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8483644B2 (en) | Electronic component allowing the decoding of a radiofrequency transmission channel conveying coded digital information, in particular for satellite digital telebroadcasting | |
US9560420B2 (en) | Integrated cable modem | |
US8732788B2 (en) | Integrated set-top box | |
US9191613B2 (en) | Phase-adjustment processing for broadcast channel signals | |
US8902365B2 (en) | Interference avoidance in a television receiver | |
US5950112A (en) | Satelite broadcast tuner capable of processing both QPSK modulation signal and FM signal | |
US20050070325A1 (en) | System and method for digital radio receiver | |
JPH11112461A (en) | Digital communication receiver | |
US7106808B2 (en) | Tuner of the type having zero intermediate frequency and corresponding control process | |
US8315584B2 (en) | Semiconductor integrated circuit and broadcast receiver | |
US8219055B2 (en) | Method for tuning an RF base-band circuit of a receiver | |
KR100560192B1 (en) | Digital Broadcast Receiver | |
US20050090213A1 (en) | Tuner and demodulator for analog cable television | |
Mehr et al. | A dual-conversion tuner for multi-standard terrestrial and cable reception | |
US7643634B2 (en) | Electronic component allowing the decoding of satellite digital television signals | |
JP2005513903A (en) | Automatic gain control for tuners | |
US7065337B2 (en) | Tuner for digital terrestrial broadcast signals | |
US7962949B2 (en) | Electronic component allowing the decoding of digital terrestrial or cable television signals | |
US7796197B2 (en) | Electronic component allowing the decoding of digital terrestrial or cable television signals | |
EP1085665B1 (en) | Digital receiver | |
US20100306814A1 (en) | Integrated Set-Top Box with Daisy-Chaining | |
Na et al. | A design of 13dBm IIP3 DVB-S. 2 RF receiver with auto calibration technique | |
JP2001119634A (en) | Satellite broadcast receiver |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |