US20130234317A1 - Packaging Methods and Packaged Semiconductor Devices - Google Patents
Packaging Methods and Packaged Semiconductor Devices Download PDFInfo
- Publication number
- US20130234317A1 US20130234317A1 US13/416,805 US201213416805A US2013234317A1 US 20130234317 A1 US20130234317 A1 US 20130234317A1 US 201213416805 A US201213416805 A US 201213416805A US 2013234317 A1 US2013234317 A1 US 2013234317A1
- Authority
- US
- United States
- Prior art keywords
- die
- solder balls
- interposer
- partially
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K35/00—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
- B23K35/22—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
- B23K35/24—Selection of soldering or welding materials proper
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K35/00—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
- B23K35/22—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
- B23K35/36—Selection of non-metallic compositions, e.g. coatings, fluxes; Selection of soldering or welding materials, conjoint with selection of non-metallic compositions, both selections being of interest
- B23K35/3612—Selection of non-metallic compositions, e.g. coatings, fluxes; Selection of soldering or welding materials, conjoint with selection of non-metallic compositions, both selections being of interest with organic compounds as principal constituents
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
- H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
- H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
Definitions
- Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment, as examples.
- Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon. Dozens or hundreds of integrated circuits are typically manufactured on a single semiconductor wafer and then singulated by sawing the integrated circuits along a scribe line. The individual dies may then be packaged separately, in multi-chip modules, or in other types of packaging.
- WLP wafer level packaging
- RDL redistribution layer
- BOT bump on trace
- FIGS. 1 through 3 show cross-sectional views of a method of packaging semiconductor devices at various stages in accordance with an embodiment of the present disclosure
- FIGS. 4A through 4C illustrate more detailed cross-sectional views of a solder joint region of FIG. 3 , showing an epoxy flux disposed on the solder joints and different shapes of the solder joints in accordance with embodiments;
- FIG. 4D is a cross-sectional view of an embodiment wherein the epoxy flux includes a filler material
- FIGS. 5 and 6 show cross-sectional views of embodiments wherein solder balls that form the solder joints include a metal stud;
- FIGS. 7 and 8 show cross-sectional views of methods of packaging semiconductor devices in accordance with embodiments
- FIG. 9 illustrates a more detailed cross-sectional view of a solder joint region of FIG. 8 ;
- FIG. 10 shows a cross-sectional view of a method of packaging semiconductor devices in accordance with another embodiment
- FIG. 11 illustrates a more detailed cross-sectional view of a solder joint region of FIG. 10 ;
- FIG. 12 shows a cross-sectional view of a method of packaging semiconductor devices in accordance with yet another embodiment.
- FIG. 13 is a flow chart of a packaging method in accordance with an embodiment of the present disclosure.
- Embodiments of the present disclosure are related to packaging methods and structures for semiconductor devices. Novel methods of packaging semiconductor devices and structures thereof will be described herein.
- FIGS. 1 through 3 show cross-sectional views of a method of packaging semiconductor devices at various stages in accordance with an embodiment of the present disclosure.
- a first partially packaged die 100 is packaged with a second partially packaged die 120 in accordance with embodiments.
- a first die 110 (shown in phantom in FIG. 1 ) is provided.
- the first die 110 comprises an integrated circuit or chip that will be packaged with a second die (see second die 130 shown in phantom in FIG. 2 ) in a single package.
- the first die 110 and the second die 130 may each include a workpiece that may include a semiconductor substrate comprising silicon or other semiconductor materials and may be covered by an insulating layer, for example.
- the first die 110 and second die 130 may include one or more components and/or circuits formed in and/or over the workpiece, not shown.
- the first die 110 and second die 130 may include conductive layers and/or semiconductor elements, e.g., transistors, diodes, capacitors, etc., also not shown.
- the dies 110 and 130 may comprise logic circuitry, memory devices, or other types of circuits, as examples.
- the dies 110 and 130 may include a plurality of contacts formed on a surface thereof.
- the first die 110 comprises a memory device such as a random access memory (RAM) or other types of memory devices
- the second die 130 comprises a logic device.
- the first die 110 and the second die 130 may comprise other functional circuitry.
- the first die 110 is partially packaged to form a first partially packaged die 100 , as shown in FIG. 1 .
- the first partially packaged die 100 is also referred to herein as a partially packaged first die.
- the first die 110 may be partially packaged by attaching the first die 110 to a first substrate 102 .
- the first substrate 102 may comprise an interposer, to be described further herein.
- the first substrate 102 includes a plurality of contacts 106 formed on a bottom surface thereof.
- the contacts 106 may comprise Cu, Al, Au, alloys thereof, other materials, or combinations and/or multiple layers thereof, as examples.
- the contacts 106 may alternatively comprise other materials.
- a plurality of solder balls 108 are coupled to the contacts 106 on the bottom surface of the first substrate 102 , as shown in FIG. 1 .
- An epoxy flux 111 is disposed over the plurality of solder balls 108 , as shown in FIG. 2 .
- the epoxy flux 111 is formed on each of the plurality of solder balls 108 , for example.
- the epoxy flux 111 includes a flux component and an epoxy component.
- the flux component may comprise activators, solvents, and/or additives.
- the flux component may comprise zinc chloride, ammonium chloride, hydrochloric acid, phosphoric acid, or hydrobromic acid, as examples.
- the epoxy component may comprise polyepoxide, as an example.
- the epoxy component may comprise a similar material or the same material used for the molding compound 116 and/or 136 (see FIGS. 7 and 8 , respectively) which will be described further herein, for example.
- the flux component may comprise a material adapted to reduce or remove oxides on the solder balls 108 , to improve the solder joint 108 ′ (see FIG. 3 ) formed by the solder balls 108 , as an example.
- the epoxy flux 111 may comprise other materials and may include other components.
- the epoxy flux 111 may be formed on the plurality of solder balls 108 by dipping the plurality of solder balls 108 in the epoxy flux 111 in some embodiments.
- the epoxy flux 111 may comprise a liquid that is poured into a tray, and the partially packaged first die 100 may be placed proximate the tray and lowered towards the epoxy flux 111 until the plurality of solder balls 108 are at least partially submerged in the epoxy flux 111 , for example.
- a portion of the epoxy flux 111 adheres to the solder balls 108 , e.g., due to a meniscus effect.
- the epoxy flux 111 may be sprayed onto the solder balls 108 , i.e., using a jet-spray process.
- the epoxy flux 111 may also be formed on the plurality of solder balls 108 using other methods.
- An amount of epoxy flux 111 that is formed on the solder balls 108 may be adjusted and/or controlled by altering an amount of the flux component of the epoxy flux 111 relative to the epoxy component in some embodiments.
- the flux component may be less viscous than the epoxy component in some embodiments, and increasing the amount of flux component may cause the epoxy flux 111 to flow faster and easier, thus forming less epoxy flux 111 on the solder balls 108 , in some embodiments.
- a thickness of the epoxy flux 111 may be controlled by the jetting or the dipping amount. The thickness of the epoxy flux 111 may also be controlled using other methods.
- the epoxy flux 111 comprises a storage modulus of about 0.1 to 10 GPa, for example.
- the second die 130 is provided, and the second die 130 is also partially packaged on a second substrate 122 , as described for the first die 110 , forming a second partially packaged die 120 , also shown in FIG. 2 .
- the second partially packaged die 120 is also referred to herein as a partially packaged second die.
- the second die 130 may be partially packaged using a similar method as the first die 110 is partially packaged in some embodiments. In other embodiments, the second die 130 may be partially packaged using a different method than a method used to partially package the first die 110 .
- the first die 110 is partially packaged using a flip-chip wafer level packaging (WLP) technique and wire bonding
- the second die 130 is partially packaged using a flip-chip and bump-on-trace (BOT) technique, as an example.
- the first die 110 and the second die 130 may be partially packaged using other methods or techniques.
- the second partially packaged die 120 includes a plurality of contacts 126 formed on a top surface thereof.
- the plurality of solder balls 108 having the epoxy flux 111 formed thereon on the first partially packaged die 100 are then coupled to the second partially packaged die 120 , as shown in FIG. 3 .
- a solder reflow process may be used to couple the plurality of solder balls 108 to the contacts 126 of the partially packaged second die 120 .
- the solder reflow process reflows a solder material of the solder balls 108 , electrically and mechanically attaching the solder balls 108 to the contacts 126 of the partially packaged second die 120 .
- solder balls 108 become solder joints 108 ′ after being attached to the contacts 126 of the partially packaged second die 120 , as shown in FIG. 3 .
- the solder joints 108 ′ comprise the material of the solder balls 108 after the reflow process to attach the solder balls 108 to the partially packaged second die 120 .
- the flux component of the epoxy flux 111 facilitates the soldering of the solder balls 108 to the contacts 126 of the partially packaged second die 120 .
- the flux component may be adapted to at least partially evaporate during the solder process to attach the solder balls 108 to the partially packaged second die 130 .
- the flux component of the epoxy flux 111 substantially entirely evaporates during the soldering process, so that a cleaning process to remove any flux residue is not required, for example.
- the flux component of the epoxy flux 111 is not entirely evaporated.
- the flux component may comprise a material that is not detrimental to subsequent packaging steps and may thus be left remaining in the packaged semiconductor device 150 .
- a cleaning process may be used to remove the flux component left remaining from the epoxy flux 111 after the solder reflow process, as another example.
- an optional underfill material 118 may be applied after the first partially packaged die 100 is coupled to the second partially packaged die 120 using the solder balls 108 with epoxy flux 111 formed thereon.
- the underfill material 118 may be applied using a dispensing needle along one or more edges of the packaged semiconductor device 150 , for example, although other methods may also be used to form the underfill material 118 .
- the underfill material 118 may comprise an epoxy or a polymer, although other materials may alternatively be used.
- an underfill material 118 is not required, due to the use of the epoxy flux 111 having the epoxy component.
- the use of the epoxy flux 111 in the packaging method advantageously avoids a processing step and a material in the packaging process in some embodiments, lowering packaging costs and time.
- the use of the novel epoxy flux 111 in the packaged semiconductor device 150 results in at least a portion of the epoxy component of the epoxy flux 111 being left remaining on the solder joints 108 ′ after the soldering process, as shown in FIGS. 4A through 4C , which illustrate more detailed cross-sectional views of a solder joint region 142 of FIG. 3 .
- the epoxy flux 111 left remaining surrounds the solder joints 108 ′, protecting and strengthening the solder joints 108 ′.
- FIGS. 4A through 4C are different shapes of the solder joints 108 ′ in accordance with embodiments after the solder reflow process.
- the plurality of solder joints 108 ′ may substantially comprise a shape of a circle or oval in a cross-sectional view, as shown in FIGS. 4A , 4 D, and 9 .
- the plurality of solder joints 108 ′ may substantially comprise a shape of a barrel in a cross-sectional view, as shown in FIG. 4B .
- the plurality of solder joints 108 ′ may substantially comprise a shape of an hour glass in a cross-sectional view, as shown in FIG. 4C , or a shape of a portion of a figure eight, as shown in FIG. 11 .
- the epoxy flux 111 may comprise a greater thickness adjacent the plurality of solder joints 108 ′ proximate the first substrate 102 and the second substrate 122 than proximate a wider central region of the plurality of solder joints 108 ′, in some embodiments.
- the epoxy flux 111 may not reside at all on the central region of the plurality of solder joints 108 ′ in some embodiments, as shown in FIG. 4A .
- a small amount of epoxy flux 111 may reside on the central region of the plurality of solder joints 108 ′ in some embodiments, as shown in phantom at 111 ′ in FIG. 4A .
- the small amount of epoxy flux 111 ′ may also reside on the central region of the plurality of solder joints 108 ′ in the other embodiments described herein, not shown in the drawings.
- the epoxy flux 111 or 111 ′ left remaining on the solder joints 108 ′ may comprise only the epoxy component in some embodiments, or both the epoxy component and a portion of the flux component, in other embodiments.
- the solder joints 108 ′ join together the contacts 106 on the first substrate 102 and the contacts 126 on the second substrate 122 .
- the epoxy flux 111 or 111 ′ left remaining on the solder joints 108 ′ advantageously strengthens the solder joints 108 ′ and reduces or prevents cracking due to thermal and/or mechanical stress, e.g., during the packaging process, during thermal cycling tests or other tests of the packaged semiconductor device 150 (see FIG. 3 ), during shipping of the packaged semiconductor device 150 , and/or when the packaged semiconductor device 150 is used in an end application.
- the epoxy flux 111 or 111 ′ improves the electrical and mechanical connection provided by the solder joints 108 ′ that join the first substrate 102 to the second substrate 122 .
- FIG. 4D is a cross-sectional view of an embodiment wherein the epoxy flux 111 ′′ includes a filler material 144 .
- the filler material 144 may comprise an insulating material or conductive material, for example.
- the filler material 144 may comprise SiO 2 or aluminum nitride, as examples, although alternatively, the filler material 144 may comprise other types of materials.
- the filler material 144 may comprise about 20 to 90% by volume or weight of the epoxy flux 111 , as an example. Alternatively, other amounts of the filler material 144 may be used.
- the filler material 144 is adapted to increase a thermal conductivity of the epoxy flux 111 ′′ in some embodiments, for example.
- the filler material 144 may alternatively have other functions.
- FIGS. 5 and 6 show cross-sectional views of embodiments wherein the solder balls 108 include a metal stud 146 .
- the contacts 106 on the first substrate 102 may include a metal stud 146 formed thereon, as shown in phantom in FIG. 5 .
- the metal stud 146 may also comprise a metal pillar, for example.
- the metal stud 146 may comprise Au, Cu, or other metals, for example.
- the solder balls 108 are formed on the metal studs 146 in this embodiment, as shown.
- An optional silicide 148 comprising NiSi x or other materials may be formed over the metal studs 146 in some embodiments, for example.
- FIG. 6 shows a cross-sectional view of a solder joint region 142 formed by the solder ball 108 in FIG. 5 after a solder reflow process in accordance with an embodiment.
- a portion of the metal stud 146 may be viewable in a cross-sectional view of the solder joint 108 ′ after the solder reflow process, in some embodiments, as shown.
- FIG. 7 shows a cross-sectional view of a method of packaging semiconductor devices in accordance with an embodiment. More detailed views of the substrates 102 and 122 are shown. Note that in the embodiments shown in FIGS. 7 , 8 , 10 , and 12 , the packaged semiconductor devices 150 are shown before the first partially packaged die 100 is coupled to the second partially packaged die 120 using the solder balls 108 having the epoxy flux 111 disposed thereon. The final packaged semiconductor devices 150 actually comprise the first partially packaged die 100 coupled to the second partially packaged die 120 using the solder joints 108 ′ having the epoxy flux 111 disposed thereon, as shown in FIG. 3 .
- the first substrate 102 and/or the second substrate 122 may comprise interposers in some embodiments.
- the first substrate 102 and/or the second substrate 122 may include a plurality of through-substrate vias (TSVs) 104 and 124 , respectively, and may comprise TSV interposers in some embodiments.
- the TSVs 104 and 124 comprise conductive or semiconductive material that extends completely through the substrates 102 and/or 122 .
- the TSVs 104 and 124 may optionally be lined with an insulating material.
- the TSVs 104 and 124 provide vertical electrical connections (e.g., y-axis connections) from a bottom surface to a top surface of the substrates 102 and 122 , respectively.
- the first substrate 102 and/or the second substrate 122 may include electronic components and elements formed thereon in some embodiments, or alternatively, the first substrate 102 and/or the second substrate 122 may be free of electronic components and elements.
- the substrates 102 and/or 122 may each include wiring 112 and 132 , respectively.
- the wiring 112 and/or 132 provides horizontal electrical connections (e.g., x-axis connections) in some embodiments, for example.
- the wiring 112 and 132 may include fan-out regions that include traces of conductive material for expanding the footprint of the first die 110 and second die 130 to a footprint of a bottom side of the substrates 102 and/or 122 , respectively, e.g., of contacts 106 of the first substrate 102 (and contacts within wiring 132 of the second substrate 122 , not labeled) that are coupled to the solder balls 108 and solder balls 138 , respectively.
- the wiring 112 and/or 132 of the substrates 102 and 122 may include one or more redistribution layers (RDLs).
- the RDLs may comprise one or more insulating layers and wiring layers.
- the RDLs may include inter-level dielectrics (ILDs) with wiring in metallization layers disposed or formed therein.
- the wiring 112 and 132 may comprise one or more vias and/or conductive lines, for example.
- the wiring 112 and 132 , and also the TSVs 104 and 124 may be formed using one or more subtractive etch processes, single damascene techniques, and/or dual damascene techniques, as examples.
- One or more carrier wafers may be used to form the wiring 112 and 132 and/or the TSVs 104 and 124 .
- a portion of the wiring 112 and 132 resides on the top and bottom surfaces of the substrates 102 and 122 , respectively; e.g., portions of the wiring 112 of the first substrate 102 may comprise contacts 106 , wire bond pads 115 and/or other traces, and portions of the wiring 132 of the second substrate 122 may comprise contacts 126 and other contacts (not labeled) or traces that are coupleable to other elements, such as the solder balls 138 formed on the bottom surface of the second substrate 122 .
- the first substrate 102 may not include an RDL in the wiring 112 , as shown in FIG. 7 . All or some of the x-axis or horizontal electrical connections may be made using the wire bonds 114 that couple contacts on the first die 110 to wire bond pads 115 on the first substrate 102 , in this embodiment.
- the second substrate 122 may include two RDLs in the wiring 132 , also shown in FIG. 7 . One RDL may be disposed proximate the top surface of the second substrate 122 and may be adapted to make x-axis electrical connections between contacts 126 coupled to microbumps 134 and contacts 126 that will be coupled to the solder balls 108 .
- the other RDL may be disposed proximate the bottom surface of the second substrate 122 and may be adapted to make x-axis electrical connections between the TSVs 124 and the contacts coupled to the plurality of solder balls 138 disposed on the bottom surface of the second substrate 122 , for example.
- a method of attaching the dies 110 and 130 to the substrates 102 and 122 , respectively, is also illustrated in FIG. 7 .
- the first die 110 is coupled to the first substrate 102 using a flip-chip technique, wherein wire bonds 114 are attached to contacts on the first die 110 at one end and wherein the wire bonds 114 are attached to contacts or wire bond pads 115 on the top surface of the first substrate 102 at the other end.
- the second die 130 is attached to the second substrate 122 using a flip-chip bond-on-trace (BOT) attachment technique, wherein microbumps 134 are coupled to the second die 130 , and the microbumps 134 are then soldered to contacts 126 in a central region of the top surface of the second substrate 122 , for example.
- BOT flip-chip bond-on-trace
- An optional underfill material 140 may be formed under the second die 130 , over the second substrate 122 , as shown.
- the underfill material 140 may comprise similar materials and may be applied using similar methods as described for the optional underfill material 118 shown in FIG. 3 , for example.
- other methods may be used to attach the first die 110 and/or the second die 130 to the first substrate 102 and/or the second substrate 122 , respectively.
- the same method or a different method may be used to attach the first die 110 to the first substrate 102 , than is used to attach the second die 130 to the second substrate 122 .
- FIG. 8 illustrates a cross-sectional view of a method of packaging semiconductor devices in accordance with another embodiment.
- a molding compound 136 is applied over the second partially packaged die 120 after the second die 130 is attached to the second substrate 122 and after the optional underfill material 140 is applied.
- the molding compound 136 may comprise similar materials as described for molding compound 116 of the first partially packaged die 100 shown in FIG. 7 , for example.
- a portion of the molding compound 136 is removed from over the top surface of the second substrate 122 over contacts 126 , leaving the contacts 126 exposed.
- the top surface of the second substrate 122 may comprise a plurality of contacts 126 disposed thereon around a perimeter of the second substrate 122 , as shown in FIG. 8 .
- the second die 130 is attached to contacts 126 in a central region of the second substrate 122 .
- Contacts 126 in a perimeter region of the second substrate 122 may be larger than contacts 126 in a central region of the second substrate 122 , as shown.
- Portions of the molding compound 136 are removed from over the plurality of contacts 126 on the top surface of the second substrate 122 using lithography or a laser, as examples, or other methods may alternatively be used.
- the portions of the molding compound 136 removed may comprise through-molding vias (TMVs), for example.
- TMVs through-molding vias
- the plurality of solder balls 108 are attached to the top surface of the second substrate 122 through the TMVs formed in the molding compound 136 .
- FIG. 9 illustrates a more detailed cross-sectional view of a solder joint region 142 of the embodiment shown in FIG. 8 .
- the solder joints 108 ′ may comprise a substantially circular shape in this embodiment.
- FIG. 10 shows a cross-sectional view of a method of packaging semiconductor devices in accordance with another embodiment.
- a plurality of solder balls 128 is formed on the plurality of contacts 126 exposed within the molding compound 136 on the second substrate 122 , in this embodiment.
- the plurality of solder balls 128 on the second substrate 122 is then coupled to the plurality of solder balls 108 with epoxy flux 111 disposed thereon on the first substrate 102 , and the solder of the solder balls 108 and 128 is reflowed.
- FIG. 11 illustrates a more detailed cross-sectional view of a solder joint region 142 of the embodiment shown in FIG.
- the solder joints 108 ′ after the reflow process comprise a portion of a figure eight shape in a cross-sectional view.
- the solder joints 108 ′ comprise a bottom portion that includes the material of the solder balls 128 on the second substrate 122 and a top portion that includes the material of the solder balls 108 on the first substrate 102 , after the solder reflow process.
- the molding compound 136 extends over a top surface of the second die 130 , as shown at 136 ′ in FIG. 8 and FIG. 10 .
- the molding compound 136 may be formed to a lower height over the second substrate 122 so that the second die 130 is not covered by the molding compound 136 , as shown in FIG. 12 .
- the molding compound 136 may be applied to cover the second die 130 initially, and the portion of the molding compound 136 ′ (see FIG. 8 and FIG. 10 ) residing over the top surface of the second die 130 is then removed, e.g., using an etch-back process. In some embodiments such as the one shown in FIG.
- solder balls 128 may be formed on the top surface of the second substrate 122 over the contacts 126 , before the molding compound 136 is applied.
- the etch-back process used to remove the excess molding compound 136 ′ may result in exposing a top portion of the solder balls 128 so that they may be attached to the solder balls 108 on the first substrate 102 , for example.
- the epoxy flux 111 may be applied to solder balls 108 on the first partially packaged die 100 .
- the epoxy flux 111 may not be applied to solder balls 108 , but rather, the epoxy flux 111 may be applied to solder balls 128 disposed on the top surface of the second partially packaged die 120 , as shown in phantom in FIG. 12 .
- the epoxy flux 111 can be applied to either solder balls 108 or solder balls 128 , for example.
- the epoxy flux 111 may be applied to both the solder balls 108 on the first partially packaged die 100 and to the solder balls 128 on the second partially packaged die 120 , for example.
- FIG. 13 is a flow chart 160 of a packaging method in accordance with an embodiment of the present disclosure.
- the method includes providing a first die 110 (step 162 ), partially packaging the first die 110 (step 164 ), and forming a plurality of solder balls 108 on a surface of the partially packaged first die 110 (step 166 ).
- An epoxy flux 111 is disposed over the plurality of solder balls 108 (step 168 ).
- the method includes providing a second die 130 (step 170 ), partially packaging the second die 130 (step 172 ), and coupling the plurality of solder balls 108 to the partially packaged second die 130 (step 174 ), forming the packaged semiconductor devices 150 shown in FIGS. 3 , 7 , 8 , 10 , and 12 that include solder joints 108 ′.
- Embodiments of the present disclosure include methods of packaging semiconductor devices using the epoxy flux 111 , 111 ′, and 111 ′′ and also include packaged semiconductor devices 150 that include the epoxy flux 111 , 111 ′, and 111 ′′.
- Advantages of embodiments of the present disclosure include providing novel packaging methods and structures 150 that utilize an epoxy flux 111 , 111 ′, or 111 ′′ on solder balls 108 and/or 128 used to connect partially packaged dies 100 and 120 .
- Novel package-on-package (PoP) packaging techniques are disclosed that have improved solder joints 108 ′ formed by the solder balls 108 and/or 128 that include the epoxy flux 111 , 111 ′, and 111 ′′ formed thereon.
- Joint cracks which may occur at an interface between solder joints 108 ′ (that comprise the solder ball 108 and/or 128 material) and solder pads (contacts 106 and/or 126 ), of PoP packages and packaging methods are reduced or prevented by surrounding the solder joints 108 ′ with epoxy material from the epoxy flux 111 , 111 ′, and 111 ′′ which strengthens the solder connections. At least an epoxy component of the epoxy flux 111 , 111 ′, and 111 ′′ is left remaining surrounding the solder joints 108 ′ after the solder reflow process, which protects and strengthens the solder joints 108 ′ and also the metal studs 146 , if included.
- the novel packaging methods and structures are easily implementable in packaging and manufacturing process flows.
- a packaging method includes providing a first die, partially packaging the first die, and forming a plurality of solder balls on a surface of the partially packaged first die. An epoxy flux is disposed over the plurality of solder balls. A second die is provided, and the second die is partially packaged. The plurality of solder balls is coupled to the partially packaged second die.
- a packaging method includes providing a first die and providing a first interposer.
- the first interposer has a first surface and a second surface opposite the first surface and includes a first substrate having a plurality of first TSVs formed therein.
- the method includes attaching the first die to the second surface of the first interposer, and coupling a plurality of solder balls to the first surface of the first interposer.
- a second die is provided, and a second interposer is provided.
- the second interposer has a first surface and a second surface opposite the first surface and includes a second substrate including a plurality of second TSVs formed therein.
- the second die is attached to the second surface of the second interposer.
- the method includes forming an epoxy flux on the plurality of solder balls on the first interposer, and attaching the plurality of solder balls on the first interposer to the second surface of the second interposer.
- a packaged semiconductor device includes a first die coupled to a first substrate, and a second die coupled to a second substrate.
- a plurality of solder joints is coupled between the first substrate and the second substrate.
- An epoxy flux is coupled to each of the plurality of solder joints.
Abstract
Packaging methods and packaged semiconductor devices are disclosed. In one embodiment, a packaging method includes providing a first die, partially packaging the first die, and forming a plurality of solder balls on a surface of the partially packaged first die. An epoxy flux is disposed over the plurality of solder balls. A second die is provided, and the second die is partially packaged. The plurality of solder balls is coupled to the partially packaged second die.
Description
- Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment, as examples. Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon. Dozens or hundreds of integrated circuits are typically manufactured on a single semiconductor wafer and then singulated by sawing the integrated circuits along a scribe line. The individual dies may then be packaged separately, in multi-chip modules, or in other types of packaging.
- The semiconductor industry continues to improve the integration density of various electronic components (e.g., transistors, diodes, resistors, capacitors, etc.) by continual reductions in minimum feature size, which allow more components to be integrated into a given area. These smaller electronic components also require smaller packages that utilize less area than packages of the past, in some applications.
- One type of smaller packaging for semiconductor devices that has been developed is wafer level packaging (WLP), in which dies are packaged in packages that may include a redistribution layer (RDL) that is used to fan out wiring for contact pads of the integrated circuit die so that electrical contact can be made on a larger pitch than contact pads of the die. Another type of packaging for semiconductor devices is referred to as a bump on trace (BOT) package, in which dies or “flip-chips” are attached or soldered to traces on the BOT packages.
- For a more complete understanding of the present disclosure, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
-
FIGS. 1 through 3 show cross-sectional views of a method of packaging semiconductor devices at various stages in accordance with an embodiment of the present disclosure; -
FIGS. 4A through 4C illustrate more detailed cross-sectional views of a solder joint region ofFIG. 3 , showing an epoxy flux disposed on the solder joints and different shapes of the solder joints in accordance with embodiments; -
FIG. 4D is a cross-sectional view of an embodiment wherein the epoxy flux includes a filler material; -
FIGS. 5 and 6 show cross-sectional views of embodiments wherein solder balls that form the solder joints include a metal stud; -
FIGS. 7 and 8 show cross-sectional views of methods of packaging semiconductor devices in accordance with embodiments; -
FIG. 9 illustrates a more detailed cross-sectional view of a solder joint region ofFIG. 8 ; -
FIG. 10 shows a cross-sectional view of a method of packaging semiconductor devices in accordance with another embodiment; -
FIG. 11 illustrates a more detailed cross-sectional view of a solder joint region ofFIG. 10 ; -
FIG. 12 shows a cross-sectional view of a method of packaging semiconductor devices in accordance with yet another embodiment; and -
FIG. 13 is a flow chart of a packaging method in accordance with an embodiment of the present disclosure. - Corresponding numerals and symbols in the different figures generally refer to corresponding parts unless otherwise indicated. The figures are drawn to clearly illustrate the relevant aspects of the embodiments and are not necessarily drawn to scale.
- The making and using of the embodiments of the present disclosure are discussed in detail below. It should be appreciated, however, that the present disclosure provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the disclosure, and do not limit the scope of the disclosure.
- Embodiments of the present disclosure are related to packaging methods and structures for semiconductor devices. Novel methods of packaging semiconductor devices and structures thereof will be described herein.
-
FIGS. 1 through 3 show cross-sectional views of a method of packaging semiconductor devices at various stages in accordance with an embodiment of the present disclosure. A first partially packaged die 100 is packaged with a second partially packaged die 120 in accordance with embodiments. Referring first toFIG. 1 , a first die 110 (shown in phantom inFIG. 1 ) is provided. Thefirst die 110 comprises an integrated circuit or chip that will be packaged with a second die (seesecond die 130 shown in phantom inFIG. 2 ) in a single package. Thefirst die 110 and thesecond die 130 may each include a workpiece that may include a semiconductor substrate comprising silicon or other semiconductor materials and may be covered by an insulating layer, for example. Thefirst die 110 andsecond die 130 may include one or more components and/or circuits formed in and/or over the workpiece, not shown. The first die 110 and second die 130 may include conductive layers and/or semiconductor elements, e.g., transistors, diodes, capacitors, etc., also not shown. Thedies dies - In some embodiments, the first die 110 comprises a memory device such as a random access memory (RAM) or other types of memory devices, and the
second die 130 comprises a logic device. Alternatively, thefirst die 110 and thesecond die 130 may comprise other functional circuitry. - The first die 110 is partially packaged to form a first partially packaged die 100, as shown in
FIG. 1 . The first partially packaged die 100 is also referred to herein as a partially packaged first die. The first die 110 may be partially packaged by attaching thefirst die 110 to afirst substrate 102. Thefirst substrate 102 may comprise an interposer, to be described further herein. Thefirst substrate 102 includes a plurality ofcontacts 106 formed on a bottom surface thereof. Thecontacts 106 may comprise Cu, Al, Au, alloys thereof, other materials, or combinations and/or multiple layers thereof, as examples. Thecontacts 106 may alternatively comprise other materials. - In accordance with embodiments, a plurality of
solder balls 108 are coupled to thecontacts 106 on the bottom surface of thefirst substrate 102, as shown inFIG. 1 . Anepoxy flux 111 is disposed over the plurality ofsolder balls 108, as shown inFIG. 2 . Theepoxy flux 111 is formed on each of the plurality ofsolder balls 108, for example. Theepoxy flux 111 includes a flux component and an epoxy component. The flux component may comprise activators, solvents, and/or additives. In some embodiments, the flux component may comprise zinc chloride, ammonium chloride, hydrochloric acid, phosphoric acid, or hydrobromic acid, as examples. The epoxy component may comprise polyepoxide, as an example. The epoxy component may comprise a similar material or the same material used for themolding compound 116 and/or 136 (seeFIGS. 7 and 8 , respectively) which will be described further herein, for example. The flux component may comprise a material adapted to reduce or remove oxides on thesolder balls 108, to improve thesolder joint 108′ (seeFIG. 3 ) formed by thesolder balls 108, as an example. Alternatively, theepoxy flux 111 may comprise other materials and may include other components. - The
epoxy flux 111 may be formed on the plurality ofsolder balls 108 by dipping the plurality ofsolder balls 108 in theepoxy flux 111 in some embodiments. Theepoxy flux 111 may comprise a liquid that is poured into a tray, and the partially packaged firstdie 100 may be placed proximate the tray and lowered towards theepoxy flux 111 until the plurality ofsolder balls 108 are at least partially submerged in theepoxy flux 111, for example. A portion of theepoxy flux 111 adheres to thesolder balls 108, e.g., due to a meniscus effect. Alternatively, theepoxy flux 111 may be sprayed onto thesolder balls 108, i.e., using a jet-spray process. Theepoxy flux 111 may also be formed on the plurality ofsolder balls 108 using other methods. - An amount of
epoxy flux 111 that is formed on thesolder balls 108 may be adjusted and/or controlled by altering an amount of the flux component of theepoxy flux 111 relative to the epoxy component in some embodiments. The flux component may be less viscous than the epoxy component in some embodiments, and increasing the amount of flux component may cause theepoxy flux 111 to flow faster and easier, thus forming lessepoxy flux 111 on thesolder balls 108, in some embodiments. Alternatively, a thickness of theepoxy flux 111 may be controlled by the jetting or the dipping amount. The thickness of theepoxy flux 111 may also be controlled using other methods. In some embodiments, theepoxy flux 111 comprises a storage modulus of about 0.1 to 10 GPa, for example. - The
second die 130 is provided, and thesecond die 130 is also partially packaged on asecond substrate 122, as described for thefirst die 110, forming a second partially packageddie 120, also shown inFIG. 2 . The second partially packaged die 120 is also referred to herein as a partially packaged second die. Thesecond die 130 may be partially packaged using a similar method as thefirst die 110 is partially packaged in some embodiments. In other embodiments, thesecond die 130 may be partially packaged using a different method than a method used to partially package thefirst die 110. In some embodiments, thefirst die 110 is partially packaged using a flip-chip wafer level packaging (WLP) technique and wire bonding, and thesecond die 130 is partially packaged using a flip-chip and bump-on-trace (BOT) technique, as an example. Alternatively, thefirst die 110 and thesecond die 130 may be partially packaged using other methods or techniques. The second partially packaged die 120 includes a plurality ofcontacts 126 formed on a top surface thereof. - The plurality of
solder balls 108 having theepoxy flux 111 formed thereon on the first partially packaged die 100 are then coupled to the second partially packageddie 120, as shown inFIG. 3 . A solder reflow process may be used to couple the plurality ofsolder balls 108 to thecontacts 126 of the partially packaged second die 120. The solder reflow process reflows a solder material of thesolder balls 108, electrically and mechanically attaching thesolder balls 108 to thecontacts 126 of the partially packaged second die 120. - The
solder balls 108 becomesolder joints 108′ after being attached to thecontacts 126 of the partially packaged second die 120, as shown inFIG. 3 . The solder joints 108′ comprise the material of thesolder balls 108 after the reflow process to attach thesolder balls 108 to the partially packaged second die 120. - Advantageously, the flux component of the
epoxy flux 111 facilitates the soldering of thesolder balls 108 to thecontacts 126 of the partially packaged second die 120. The flux component may be adapted to at least partially evaporate during the solder process to attach thesolder balls 108 to the partially packaged second die 130. In some embodiments, the flux component of theepoxy flux 111 substantially entirely evaporates during the soldering process, so that a cleaning process to remove any flux residue is not required, for example. In other embodiments, the flux component of theepoxy flux 111 is not entirely evaporated. In these embodiments, the flux component may comprise a material that is not detrimental to subsequent packaging steps and may thus be left remaining in the packagedsemiconductor device 150. In other embodiments, a cleaning process may be used to remove the flux component left remaining from theepoxy flux 111 after the solder reflow process, as another example. - In some embodiments, an
optional underfill material 118, shown in phantom inFIG. 3 , may be applied after the first partially packaged die 100 is coupled to the second partially packaged die 120 using thesolder balls 108 withepoxy flux 111 formed thereon. Theunderfill material 118 may be applied using a dispensing needle along one or more edges of the packagedsemiconductor device 150, for example, although other methods may also be used to form theunderfill material 118. Theunderfill material 118 may comprise an epoxy or a polymer, although other materials may alternatively be used. However, in accordance with some embodiments, anunderfill material 118 is not required, due to the use of theepoxy flux 111 having the epoxy component. Thus, the use of theepoxy flux 111 in the packaging method advantageously avoids a processing step and a material in the packaging process in some embodiments, lowering packaging costs and time. - Advantageously, the use of the
novel epoxy flux 111 in the packagedsemiconductor device 150 results in at least a portion of the epoxy component of theepoxy flux 111 being left remaining on the solder joints 108′ after the soldering process, as shown inFIGS. 4A through 4C , which illustrate more detailed cross-sectional views of a solderjoint region 142 ofFIG. 3 . Theepoxy flux 111 left remaining surrounds the solder joints 108′, protecting and strengthening the solder joints 108′. - Also illustrated in
FIGS. 4A through 4C (and alsoFIGS. 4D , 6, 9, and 11) are different shapes of the solder joints 108′ in accordance with embodiments after the solder reflow process. The plurality ofsolder joints 108′ may substantially comprise a shape of a circle or oval in a cross-sectional view, as shown inFIGS. 4A , 4D, and 9. Alternatively, the plurality ofsolder joints 108′ may substantially comprise a shape of a barrel in a cross-sectional view, as shown inFIG. 4B . In other embodiments, the plurality ofsolder joints 108′ may substantially comprise a shape of an hour glass in a cross-sectional view, as shown inFIG. 4C , or a shape of a portion of a figure eight, as shown inFIG. 11 . - In
FIG. 4A , a portion of theepoxy flux 111 is left remaining after the soldering process proximate the solder joints 108′, in accordance with embodiments. Theepoxy flux 111 may comprise a greater thickness adjacent the plurality ofsolder joints 108′ proximate thefirst substrate 102 and thesecond substrate 122 than proximate a wider central region of the plurality ofsolder joints 108′, in some embodiments. Theepoxy flux 111 may not reside at all on the central region of the plurality ofsolder joints 108′ in some embodiments, as shown inFIG. 4A . - Alternatively, a small amount of
epoxy flux 111 may reside on the central region of the plurality ofsolder joints 108′ in some embodiments, as shown in phantom at 111′ inFIG. 4A . The small amount ofepoxy flux 111′ may also reside on the central region of the plurality ofsolder joints 108′ in the other embodiments described herein, not shown in the drawings. Theepoxy flux - The solder joints 108′ join together the
contacts 106 on thefirst substrate 102 and thecontacts 126 on thesecond substrate 122. Theepoxy flux FIG. 3 ), during shipping of the packagedsemiconductor device 150, and/or when the packagedsemiconductor device 150 is used in an end application. Thus, theepoxy flux first substrate 102 to thesecond substrate 122. -
FIG. 4D is a cross-sectional view of an embodiment wherein theepoxy flux 111″ includes afiller material 144. Thefiller material 144 may comprise an insulating material or conductive material, for example. In some embodiments thefiller material 144 may comprise SiO2 or aluminum nitride, as examples, although alternatively, thefiller material 144 may comprise other types of materials. Thefiller material 144 may comprise about 20 to 90% by volume or weight of theepoxy flux 111, as an example. Alternatively, other amounts of thefiller material 144 may be used. Thefiller material 144 is adapted to increase a thermal conductivity of theepoxy flux 111″ in some embodiments, for example. Thefiller material 144 may alternatively have other functions. -
FIGS. 5 and 6 show cross-sectional views of embodiments wherein thesolder balls 108 include ametal stud 146. Thecontacts 106 on thefirst substrate 102 may include ametal stud 146 formed thereon, as shown in phantom inFIG. 5 . Themetal stud 146 may also comprise a metal pillar, for example. Themetal stud 146 may comprise Au, Cu, or other metals, for example. Thesolder balls 108 are formed on themetal studs 146 in this embodiment, as shown. Anoptional silicide 148 comprising NiSix or other materials may be formed over themetal studs 146 in some embodiments, for example.FIG. 6 shows a cross-sectional view of a solderjoint region 142 formed by thesolder ball 108 inFIG. 5 after a solder reflow process in accordance with an embodiment. A portion of themetal stud 146 may be viewable in a cross-sectional view of the solder joint 108′ after the solder reflow process, in some embodiments, as shown. -
FIG. 7 shows a cross-sectional view of a method of packaging semiconductor devices in accordance with an embodiment. More detailed views of thesubstrates FIGS. 7 , 8, 10, and 12, the packagedsemiconductor devices 150 are shown before the first partially packaged die 100 is coupled to the second partially packaged die 120 using thesolder balls 108 having theepoxy flux 111 disposed thereon. The final packagedsemiconductor devices 150 actually comprise the first partially packaged die 100 coupled to the second partially packaged die 120 using the solder joints 108′ having theepoxy flux 111 disposed thereon, as shown inFIG. 3 . - Referring again to
FIG. 7 , thefirst substrate 102 and/or thesecond substrate 122 may comprise interposers in some embodiments. Thefirst substrate 102 and/or thesecond substrate 122 may include a plurality of through-substrate vias (TSVs) 104 and 124, respectively, and may comprise TSV interposers in some embodiments. TheTSVs substrates 102 and/or 122. TheTSVs TSVs substrates first substrate 102 and/or thesecond substrate 122 may include electronic components and elements formed thereon in some embodiments, or alternatively, thefirst substrate 102 and/or thesecond substrate 122 may be free of electronic components and elements. - The
substrates 102 and/or 122 may each include wiring 112 and 132, respectively. Thewiring 112 and/or 132 provides horizontal electrical connections (e.g., x-axis connections) in some embodiments, for example. Thewiring first die 110 and second die 130 to a footprint of a bottom side of thesubstrates 102 and/or 122, respectively, e.g., ofcontacts 106 of the first substrate 102 (and contacts withinwiring 132 of thesecond substrate 122, not labeled) that are coupled to thesolder balls 108 andsolder balls 138, respectively. - The
wiring 112 and/or 132 of thesubstrates wiring wiring TSVs wiring TSVs wiring substrates wiring 112 of thefirst substrate 102 may comprisecontacts 106,wire bond pads 115 and/or other traces, and portions of thewiring 132 of thesecond substrate 122 may comprisecontacts 126 and other contacts (not labeled) or traces that are coupleable to other elements, such as thesolder balls 138 formed on the bottom surface of thesecond substrate 122. - In some embodiments, the
first substrate 102 may not include an RDL in thewiring 112, as shown inFIG. 7 . All or some of the x-axis or horizontal electrical connections may be made using thewire bonds 114 that couple contacts on thefirst die 110 to wirebond pads 115 on thefirst substrate 102, in this embodiment. In some embodiments, thesecond substrate 122 may include two RDLs in thewiring 132, also shown inFIG. 7 . One RDL may be disposed proximate the top surface of thesecond substrate 122 and may be adapted to make x-axis electrical connections betweencontacts 126 coupled tomicrobumps 134 andcontacts 126 that will be coupled to thesolder balls 108. The other RDL may be disposed proximate the bottom surface of thesecond substrate 122 and may be adapted to make x-axis electrical connections between theTSVs 124 and the contacts coupled to the plurality ofsolder balls 138 disposed on the bottom surface of thesecond substrate 122, for example. - A method of attaching the dies 110 and 130 to the
substrates FIG. 7 . In the embodiment shown, thefirst die 110 is coupled to thefirst substrate 102 using a flip-chip technique, whereinwire bonds 114 are attached to contacts on thefirst die 110 at one end and wherein thewire bonds 114 are attached to contacts orwire bond pads 115 on the top surface of thefirst substrate 102 at the other end. Thesecond die 130 is attached to thesecond substrate 122 using a flip-chip bond-on-trace (BOT) attachment technique, wherein microbumps 134 are coupled to thesecond die 130, and themicrobumps 134 are then soldered tocontacts 126 in a central region of the top surface of thesecond substrate 122, for example. Anoptional underfill material 140 may be formed under thesecond die 130, over thesecond substrate 122, as shown. Theunderfill material 140 may comprise similar materials and may be applied using similar methods as described for theoptional underfill material 118 shown inFIG. 3 , for example. Alternatively, other methods may be used to attach thefirst die 110 and/or thesecond die 130 to thefirst substrate 102 and/or thesecond substrate 122, respectively. The same method or a different method may be used to attach thefirst die 110 to thefirst substrate 102, than is used to attach thesecond die 130 to thesecond substrate 122. -
FIG. 8 illustrates a cross-sectional view of a method of packaging semiconductor devices in accordance with another embodiment. Like numerals are used to describe the various elements and components as were used in the previous figures. In this embodiment, amolding compound 136 is applied over the second partially packaged die 120 after thesecond die 130 is attached to thesecond substrate 122 and after theoptional underfill material 140 is applied. Themolding compound 136 may comprise similar materials as described formolding compound 116 of the first partially packaged die 100 shown inFIG. 7 , for example. - A portion of the
molding compound 136 is removed from over the top surface of thesecond substrate 122 overcontacts 126, leaving thecontacts 126 exposed. The top surface of thesecond substrate 122 may comprise a plurality ofcontacts 126 disposed thereon around a perimeter of thesecond substrate 122, as shown inFIG. 8 . Thesecond die 130 is attached tocontacts 126 in a central region of thesecond substrate 122.Contacts 126 in a perimeter region of thesecond substrate 122 may be larger thancontacts 126 in a central region of thesecond substrate 122, as shown. Portions of themolding compound 136 are removed from over the plurality ofcontacts 126 on the top surface of thesecond substrate 122 using lithography or a laser, as examples, or other methods may alternatively be used. The portions of themolding compound 136 removed may comprise through-molding vias (TMVs), for example. The plurality ofsolder balls 108 are attached to the top surface of thesecond substrate 122 through the TMVs formed in themolding compound 136.FIG. 9 illustrates a more detailed cross-sectional view of a solderjoint region 142 of the embodiment shown inFIG. 8 . The solder joints 108′ may comprise a substantially circular shape in this embodiment. -
FIG. 10 shows a cross-sectional view of a method of packaging semiconductor devices in accordance with another embodiment. After themolding compound 136 described inFIG. 8 is formed and patterned to expose thecontacts 126 in the perimeter region of thesecond substrate 122, a plurality ofsolder balls 128 is formed on the plurality ofcontacts 126 exposed within themolding compound 136 on thesecond substrate 122, in this embodiment. The plurality ofsolder balls 128 on thesecond substrate 122 is then coupled to the plurality ofsolder balls 108 withepoxy flux 111 disposed thereon on thefirst substrate 102, and the solder of thesolder balls FIG. 11 illustrates a more detailed cross-sectional view of a solderjoint region 142 of the embodiment shown inFIG. 10 . The solder joints 108′ after the reflow process comprise a portion of a figure eight shape in a cross-sectional view. The solder joints 108′ comprise a bottom portion that includes the material of thesolder balls 128 on thesecond substrate 122 and a top portion that includes the material of thesolder balls 108 on thefirst substrate 102, after the solder reflow process. - In the embodiments shown in
FIGS. 8 through 11 , themolding compound 136 extends over a top surface of thesecond die 130, as shown at 136′ inFIG. 8 andFIG. 10 . In other embodiments, themolding compound 136 may be formed to a lower height over thesecond substrate 122 so that thesecond die 130 is not covered by themolding compound 136, as shown inFIG. 12 . Alternatively, themolding compound 136 may be applied to cover thesecond die 130 initially, and the portion of themolding compound 136′ (seeFIG. 8 andFIG. 10 ) residing over the top surface of thesecond die 130 is then removed, e.g., using an etch-back process. In some embodiments such as the one shown inFIG. 12 ,solder balls 128 may be formed on the top surface of thesecond substrate 122 over thecontacts 126, before themolding compound 136 is applied. The etch-back process used to remove theexcess molding compound 136′ may result in exposing a top portion of thesolder balls 128 so that they may be attached to thesolder balls 108 on thefirst substrate 102, for example. - In accordance with the embodiments shown in
FIGS. 10 and 12 havingsolder balls 128 on the second partially packageddie 120, theepoxy flux 111 may be applied tosolder balls 108 on the first partially packageddie 100. Alternatively, theepoxy flux 111 may not be applied tosolder balls 108, but rather, theepoxy flux 111 may be applied tosolder balls 128 disposed on the top surface of the second partially packageddie 120, as shown in phantom inFIG. 12 . Theepoxy flux 111 can be applied to eithersolder balls 108 orsolder balls 128, for example. In other embodiments, theepoxy flux 111 may be applied to both thesolder balls 108 on the first partially packageddie 100 and to thesolder balls 128 on the second partially packageddie 120, for example. -
FIG. 13 is aflow chart 160 of a packaging method in accordance with an embodiment of the present disclosure. The method includes providing a first die 110 (step 162), partially packaging the first die 110 (step 164), and forming a plurality ofsolder balls 108 on a surface of the partially packaged first die 110 (step 166). Anepoxy flux 111 is disposed over the plurality of solder balls 108 (step 168). The method includes providing a second die 130 (step 170), partially packaging the second die 130 (step 172), and coupling the plurality ofsolder balls 108 to the partially packaged second die 130 (step 174), forming the packagedsemiconductor devices 150 shown inFIGS. 3 , 7, 8, 10, and 12 that includesolder joints 108′. - Embodiments of the present disclosure include methods of packaging semiconductor devices using the
epoxy flux semiconductor devices 150 that include theepoxy flux - Advantages of embodiments of the present disclosure include providing novel packaging methods and
structures 150 that utilize anepoxy flux solder balls 108 and/or 128 used to connect partially packaged dies 100 and 120. Novel package-on-package (PoP) packaging techniques are disclosed that have improvedsolder joints 108′ formed by thesolder balls 108 and/or 128 that include theepoxy flux solder joints 108′ (that comprise thesolder ball 108 and/or 128 material) and solder pads (contacts 106 and/or 126), of PoP packages and packaging methods are reduced or prevented by surrounding the solder joints 108′ with epoxy material from theepoxy flux epoxy flux metal studs 146, if included. The novel packaging methods and structures are easily implementable in packaging and manufacturing process flows. - In accordance with one embodiment of the present disclosure, a packaging method includes providing a first die, partially packaging the first die, and forming a plurality of solder balls on a surface of the partially packaged first die. An epoxy flux is disposed over the plurality of solder balls. A second die is provided, and the second die is partially packaged. The plurality of solder balls is coupled to the partially packaged second die.
- In accordance with another embodiment, a packaging method includes providing a first die and providing a first interposer. The first interposer has a first surface and a second surface opposite the first surface and includes a first substrate having a plurality of first TSVs formed therein. The method includes attaching the first die to the second surface of the first interposer, and coupling a plurality of solder balls to the first surface of the first interposer. A second die is provided, and a second interposer is provided. The second interposer has a first surface and a second surface opposite the first surface and includes a second substrate including a plurality of second TSVs formed therein. The second die is attached to the second surface of the second interposer. The method includes forming an epoxy flux on the plurality of solder balls on the first interposer, and attaching the plurality of solder balls on the first interposer to the second surface of the second interposer.
- In accordance with yet another embodiment, a packaged semiconductor device includes a first die coupled to a first substrate, and a second die coupled to a second substrate. A plurality of solder joints is coupled between the first substrate and the second substrate. An epoxy flux is coupled to each of the plurality of solder joints.
- Although embodiments of the present disclosure and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. For example, it will be readily understood by those skilled in the art that many of the features, functions, processes, and materials described herein may be varied while remaining within the scope of the present disclosure. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Claims (21)
1. A packaging method, comprising:
providing a first die;
partially packaging the first die;
forming a plurality of solder balls on a surface of the partially packaged first die;
disposing an epoxy flux over the plurality of solder balls;
providing a second die;
partially packaging the second die; and
after disposing the epoxy flux over the plurality of solder balls, coupling the plurality of solder balls to the partially packaged second die.
2. The method according to claim 1 , wherein disposing the epoxy flux comprises dipping the plurality of solder balls in the epoxy flux or jet-spraying the epoxy flux on the plurality of solder balls.
3. The method according to claim 1 , wherein coupling the plurality of solder balls to the partially packaged second die comprises reflowing a solder material of the solder balls.
4. The method according to claim 1 , wherein the plurality of solder balls comprises a plurality of first solder balls, further comprising forming a plurality of second solder balls on a surface of the partially packaged second die, before coupling the plurality of first solder balls to the partially packaged second die, and wherein coupling the plurality of solder balls to the partially packaged second die comprises coupling the plurality of first solder balls to the plurality of second solder balls.
5. The method according to claim 1 , wherein disposing the epoxy flux comprises disposing an epoxy flux that includes a filler material.
6. The method according to claim 5 , wherein the filler material is adapted to increase a thermal conductivity of the epoxy flux.
7. The method according to claim 5 , wherein the filler material comprises SiO2 or aluminum nitride.
8. The method according to claim 1 , wherein partially packaging the first die or partially packaging the second die comprises coupling the first die or the second die to a through-substrate via (TSV) interposer, the TSV interposer including a redistribution layer (RDL).
9-20. (canceled)
21. The method of claim 1 wherein the step of partially packaging the first die comprises:
providing a first interposer, the first interposer having a first surface and a second surface opposite the first surface, the first interposer comprising a first substrate having a plurality of first through-substrate vias (TSVs) formed therein; and
attaching the first die to the second surface of the first interposer.
22. The method of claim 1 wherein the step of partially packaging the second die comprises:
providing a second interposer, the second interposer having a first surface and a second surface opposite the first surface, the second interposer comprising second substrate including a plurality of second TSVs formed therein; and
attaching the second die to the second surface of the second interposer.
23. The method of claim 1 wherein the step of forming a plurality of solder balls on a surface of the partially packaged first die comprises:
coupling the plurality of solder balls to the first surface of the first interposer.
24. The method of claim 1 wherein the step of coupling the plurality of solder balls to the partially packaged second die comprises:
attaching the plurality of solder balls on the first interposer to the second surface of the second interposer.
25. The method according to claim 21 , wherein attaching the first die to the second surface of the first interposer comprises wire-bonding contacts of the first die to bond pads on the second surface of the first interposer.
26. The method according to claim 22 , wherein attaching the second die to the second surface of the second interposer comprises coupling a plurality of microbumps between the second die and the second surface of the second interposer, further comprising forming an underfill material between the second die and the second surface of the second interposer between the plurality of microbumps.
27. The method according to claim 22 , further comprising forming a molding compound over the second die, after attaching the second die to the second surface of the second interposer.
28. The method according to claim 27 , wherein the second surface of the second interposer comprises a plurality of contacts disposed thereon, further comprising removing portions of the molding compound from over the plurality of contacts on the second surface of the second interposer, and wherein attaching the plurality of solder balls on the first interposer to the second surface of the second interposer comprises attaching the plurality of solder balls to the second surface of the second interposer through the molding compound.
29. The method according to claim 27 , further comprising removing the molding compound from over a top surface of the second die, before attaching the plurality of solder balls on the first interposer to the second surface of the second interposer.
30. A packaging method, comprising:
forming a plurality of solder balls on a surface of a partially packaged first die;
coating the plurality of solder balls with an epoxy flux; and
after coating the plurality of solder balls with the epoxy flux, connecting the plurality of solder balls to a partially packaged second die.
31. The method of claim 30 further comprising electrically coupling a first semiconductor die to a first substrate to form the packaged first die and electrically coupling a second semiconductor die to a second substrate to form the packaged second die.
32. The method of claim 30 wherein the step of coating the plurality of solder balls with an epoxy flux comprises dipping the plurality of solder balls into a liquid.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/416,805 US20130234317A1 (en) | 2012-03-09 | 2012-03-09 | Packaging Methods and Packaged Semiconductor Devices |
CN201210300990.1A CN103311138B (en) | 2012-03-09 | 2012-08-22 | Method for packing and the semiconductor devices of encapsulation |
US14/265,164 US9269687B2 (en) | 2012-03-09 | 2014-04-29 | Packaging methods and packaged semiconductor devices |
US14/473,435 US9263412B2 (en) | 2012-03-09 | 2014-08-29 | Packaging methods and packaged semiconductor devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/416,805 US20130234317A1 (en) | 2012-03-09 | 2012-03-09 | Packaging Methods and Packaged Semiconductor Devices |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/265,164 Division US9269687B2 (en) | 2012-03-09 | 2014-04-29 | Packaging methods and packaged semiconductor devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130234317A1 true US20130234317A1 (en) | 2013-09-12 |
Family
ID=49113367
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/416,805 Abandoned US20130234317A1 (en) | 2012-03-09 | 2012-03-09 | Packaging Methods and Packaged Semiconductor Devices |
US14/265,164 Active US9269687B2 (en) | 2012-03-09 | 2014-04-29 | Packaging methods and packaged semiconductor devices |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/265,164 Active US9269687B2 (en) | 2012-03-09 | 2014-04-29 | Packaging methods and packaged semiconductor devices |
Country Status (2)
Country | Link |
---|---|
US (2) | US20130234317A1 (en) |
CN (1) | CN103311138B (en) |
Cited By (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130105558A1 (en) * | 2010-06-28 | 2013-05-02 | Ayumi Industry Co., Ltd. | Bonding Structure Manufacturing Method, Heating And Melting Treatment Method, And System Therefor |
US20130134588A1 (en) * | 2011-11-30 | 2013-05-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-On-Package (PoP) Structure and Method |
US20150001741A1 (en) * | 2013-06-27 | 2015-01-01 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming an Interposer Including a Beveled Edge |
US20150001725A1 (en) * | 2013-06-26 | 2015-01-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bonding structure and method for forming the same |
US20150041987A1 (en) * | 2013-08-07 | 2015-02-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D Packages and Methods for Forming the Same |
US20150043190A1 (en) * | 2013-08-07 | 2015-02-12 | Invensas Corporation | Embedded packaging with preformed vias |
CN105938824A (en) * | 2015-03-04 | 2016-09-14 | 联发科技股份有限公司 | Semiconductor package assembly |
CN106170850A (en) * | 2014-01-09 | 2016-11-30 | 汉高股份有限及两合公司 | The method of preparation semiconductor packages and contactless upwards spraying system purposes in preparation semiconductor packages |
US9570416B2 (en) | 2004-11-03 | 2017-02-14 | Tessera, Inc. | Stacked packaging improvements |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9601454B2 (en) | 2013-02-01 | 2017-03-21 | Invensas Corporation | Method of forming a component having wire bonds and a stiffening layer |
US9615456B2 (en) | 2012-12-20 | 2017-04-04 | Invensas Corporation | Microelectronic assembly for microelectronic packaging with bond elements to encapsulation surface |
WO2017083015A1 (en) * | 2015-11-10 | 2017-05-18 | Intel Corporation | Package on package through mold interconnects |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US9691731B2 (en) | 2011-05-03 | 2017-06-27 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US9691679B2 (en) | 2012-02-24 | 2017-06-27 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US20170207172A1 (en) * | 2016-01-15 | 2017-07-20 | Samsung Electro-Mechanics Co., Ltd. | Electronic component package and method of manufacturing the same |
US9728527B2 (en) | 2013-11-22 | 2017-08-08 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
US9761558B2 (en) | 2011-10-17 | 2017-09-12 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US20170301645A1 (en) * | 2013-03-07 | 2017-10-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and Apparatus for Connecting Packages onto Printed Circuit Boards |
US9812402B2 (en) | 2015-10-12 | 2017-11-07 | Invensas Corporation | Wire bond wires for interference shielding |
US9842745B2 (en) | 2012-02-17 | 2017-12-12 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US9852969B2 (en) | 2013-11-22 | 2017-12-26 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9859255B1 (en) * | 2016-10-01 | 2018-01-02 | Intel Corporation | Electronic device package |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US9917073B2 (en) | 2012-07-31 | 2018-03-13 | Invensas Corporation | Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US9953914B2 (en) | 2012-05-22 | 2018-04-24 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US9984901B2 (en) | 2005-12-23 | 2018-05-29 | Tessera, Inc. | Method for making a microelectronic assembly having conductive elements |
US10008477B2 (en) | 2013-09-16 | 2018-06-26 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US10008469B2 (en) | 2015-04-30 | 2018-06-26 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US10026717B2 (en) | 2013-11-22 | 2018-07-17 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10128216B2 (en) | 2010-07-19 | 2018-11-13 | Tessera, Inc. | Stackable molded microelectronic packages |
US10160066B2 (en) * | 2016-11-01 | 2018-12-25 | GM Global Technology Operations LLC | Methods and systems for reinforced adhesive bonding using solder elements and flux |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
US10297582B2 (en) | 2012-08-03 | 2019-05-21 | Invensas Corporation | BVA interposer |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10381329B1 (en) | 2018-01-24 | 2019-08-13 | Micron Technology, Inc. | Semiconductor device with a layered protection mechanism and associated systems, devices, and methods |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US10475771B2 (en) | 2018-01-24 | 2019-11-12 | Micron Technology, Inc. | Semiconductor device with an electrically-coupled protection mechanism and associated systems, devices, and methods |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US10580710B2 (en) | 2017-08-31 | 2020-03-03 | Micron Technology, Inc. | Semiconductor device with a protection mechanism and associated systems, devices, and methods |
US10804116B2 (en) * | 2017-08-03 | 2020-10-13 | General Electric Company | Electronics package with integrated interconnect structure and method of manufacturing thereof |
US10892231B2 (en) | 2017-08-03 | 2021-01-12 | General Electric Company | Electronics package including integrated electromagnetic interference shield and method of manufacturing thereof |
US10985120B1 (en) | 2019-10-15 | 2021-04-20 | Jwl (Zhejiang) Semiconductor Co., Ltd. | Chip packaging method and chip packaging structure |
CN112687629A (en) * | 2020-12-25 | 2021-04-20 | 上海易卜半导体有限公司 | Semiconductor packaging method, semiconductor assembly and electronic equipment comprising semiconductor assembly |
WO2022076297A1 (en) * | 2020-10-06 | 2022-04-14 | Jabil Inc. | Low temperature, reworkable, and no-underfill attach process for fine pitch ball grid arrays |
US20220181314A1 (en) * | 2012-11-20 | 2022-06-09 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor device using emc wafer support system and fabricating method thereof |
US20220238447A1 (en) * | 2019-03-04 | 2022-07-28 | Kabushiki Kaisha Toshiba | Semiconductor device |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104175021A (en) * | 2013-09-30 | 2014-12-03 | 天能电池(芜湖)有限公司 | Oily soldering flux for grid |
CN106384720A (en) * | 2016-10-19 | 2017-02-08 | 北京理工大学 | Method and device for manufacturing solder bumps and electronic component |
CN106653945A (en) * | 2016-12-12 | 2017-05-10 | 中国电子科技集团公司第十研究所 | Method for obtaining indium balls of readout circuit |
IT201700055983A1 (en) | 2017-05-23 | 2018-11-23 | St Microelectronics Srl | PROCEDURE FOR PRODUCING SEMICONDUCTOR, SEMICONDUCTOR AND CORRESPONDENT CIRCUIT DEVICES |
CN110379792B (en) * | 2019-07-23 | 2021-07-20 | 中新国际联合研究院 | Electronic assembly solder joint for temperature cycling |
TW202201673A (en) | 2020-03-17 | 2022-01-01 | 新加坡商安靠科技新加坡控股私人有限公司 | Semiconductor devices and methods of manufacturing semiconductor devices |
US11715699B2 (en) | 2020-03-17 | 2023-08-01 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and methods of manufacturing semiconductor devices |
TWI767537B (en) * | 2021-01-26 | 2022-06-11 | 隆達電子股份有限公司 | Led package structure manugacturing method |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7749888B2 (en) * | 2002-02-07 | 2010-07-06 | Nec Corporation | Semiconductor element and a producing method for the same, and a semiconductor device and a producing method for the same |
Family Cites Families (80)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04291948A (en) * | 1991-03-20 | 1992-10-16 | Fujitsu Ltd | Semiconductor device and its manufacture; radiating fin |
JPH0982760A (en) * | 1995-07-07 | 1997-03-28 | Toshiba Corp | Semiconductor device, semiconductor element and solder connecting part inspecting method therefor |
US6013948A (en) | 1995-11-27 | 2000-01-11 | Micron Technology, Inc. | Stackable chip scale semiconductor package with mating contacts on opposed surfaces |
JP2751912B2 (en) * | 1996-03-28 | 1998-05-18 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US5929521A (en) * | 1997-03-26 | 1999-07-27 | Micron Technology, Inc. | Projected contact structure for bumped semiconductor device and resulting articles and assemblies |
US6642136B1 (en) * | 2001-09-17 | 2003-11-04 | Megic Corporation | Method of making a low fabrication cost, high performance, high reliability chip scale package |
KR100260997B1 (en) | 1998-04-08 | 2000-07-01 | 마이클 디. 오브라이언 | Semiconductor package |
JP3597754B2 (en) | 2000-04-24 | 2004-12-08 | Necエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US6509262B1 (en) | 2000-11-30 | 2003-01-21 | Advanced Micro Devices, Inc. | Method of reducing electromigration in copper lines by calcium-doping copper surfaces in a chemical solution |
SG108245A1 (en) | 2001-03-30 | 2005-01-28 | Micron Technology Inc | Ball grid array interposer, packages and methods |
SG104293A1 (en) | 2002-01-09 | 2004-06-21 | Micron Technology Inc | Elimination of rdl using tape base flip chip on flex for die stacking |
SG111935A1 (en) | 2002-03-04 | 2005-06-29 | Micron Technology Inc | Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods |
US6646356B1 (en) | 2002-05-09 | 2003-11-11 | Bae Systems, Information And Electronic Systems Integration Inc. | Apparatus for providing mechanical support to a column grid array package |
US7573136B2 (en) | 2002-06-27 | 2009-08-11 | Micron Technology, Inc. | Semiconductor device assemblies and packages including multiple semiconductor device components |
US6906415B2 (en) | 2002-06-27 | 2005-06-14 | Micron Technology, Inc. | Semiconductor device assemblies and packages including multiple semiconductor devices and methods |
US7015590B2 (en) * | 2003-01-10 | 2006-03-21 | Samsung Electronics Co., Ltd. | Reinforced solder bump structure and method for forming a reinforced solder bump |
KR20050001159A (en) * | 2003-06-27 | 2005-01-06 | 삼성전자주식회사 | Multi-chip package having a plurality of flip chips and fabrication method thereof |
US7345361B2 (en) | 2003-12-04 | 2008-03-18 | Intel Corporation | Stackable integrated circuit packaging |
US7576413B2 (en) | 2004-11-30 | 2009-08-18 | Kyushu Institute Of Technology | Packaged stacked semiconductor device and method for manufacturing the same |
US8294279B2 (en) * | 2005-01-25 | 2012-10-23 | Megica Corporation | Chip package with dam bar restricting flow of underfill |
US7279786B2 (en) | 2005-02-04 | 2007-10-09 | Stats Chippac Ltd. | Nested integrated circuit package on package system |
US7528474B2 (en) | 2005-05-31 | 2009-05-05 | Stats Chippac Ltd. | Stacked semiconductor package assembly having hollowed substrate |
JPWO2007069606A1 (en) | 2005-12-14 | 2009-05-21 | 新光電気工業株式会社 | Manufacturing method of chip embedded substrate |
US7863727B2 (en) * | 2006-02-06 | 2011-01-04 | Micron Technology, Inc. | Microelectronic devices and methods for manufacturing microelectronic devices |
US20070200234A1 (en) * | 2006-02-28 | 2007-08-30 | Texas Instruments Incorporated | Flip-Chip Device Having Underfill in Controlled Gap |
TWI317993B (en) | 2006-08-18 | 2009-12-01 | Advanced Semiconductor Eng | Stackable semiconductor package |
US7674651B2 (en) * | 2006-12-26 | 2010-03-09 | International Business Machines Corporation | Mounting method for semiconductor parts on circuit substrate |
US7659151B2 (en) | 2007-04-12 | 2010-02-09 | Micron Technology, Inc. | Flip chip with interposer, and methods of making same |
JP5003260B2 (en) | 2007-04-13 | 2012-08-15 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US8409920B2 (en) * | 2007-04-23 | 2013-04-02 | Stats Chippac Ltd. | Integrated circuit package system for package stacking and method of manufacture therefor |
JP5601751B2 (en) | 2007-04-26 | 2014-10-08 | スパンション エルエルシー | Semiconductor device |
US7820543B2 (en) * | 2007-05-29 | 2010-10-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Enhanced copper posts for wafer level chip scale packaging |
KR100871381B1 (en) | 2007-06-20 | 2008-12-02 | 주식회사 하이닉스반도체 | Through silicon via chip stack package |
KR20090033605A (en) * | 2007-10-01 | 2009-04-06 | 삼성전자주식회사 | Stack-type semicondoctor package, method of forming the same and electronic system including the same |
JP4431606B2 (en) * | 2007-10-05 | 2010-03-17 | シャープ株式会社 | Semiconductor device, semiconductor device mounting method, and semiconductor device mounting structure |
TW200917431A (en) | 2007-10-05 | 2009-04-16 | Advanced Semiconductor Eng | Stacked-type chip package structure and method of fabricating the same |
US7696064B2 (en) | 2007-10-11 | 2010-04-13 | Skyworks Solutions, Inc. | Methods for forming a through via |
US7749887B2 (en) * | 2007-12-18 | 2010-07-06 | Micron Technology, Inc. | Methods of fluxless micro-piercing of solder balls, and resulting devices |
US8120186B2 (en) * | 2008-02-15 | 2012-02-21 | Qimonda Ag | Integrated circuit and method |
US9236319B2 (en) * | 2008-02-29 | 2016-01-12 | Stats Chippac Ltd. | Stacked integrated circuit package system |
US8018043B2 (en) | 2008-03-10 | 2011-09-13 | Hynix Semiconductor Inc. | Semiconductor package having side walls and method for manufacturing the same |
JP2010093109A (en) | 2008-10-09 | 2010-04-22 | Renesas Technology Corp | Semiconductor device, method of manufacturing the same, and method of manufacturing semiconductor module |
MY149251A (en) * | 2008-10-23 | 2013-07-31 | Carsem M Sdn Bhd | Wafer-level package using stud bump coated with solder |
KR101461630B1 (en) | 2008-11-06 | 2014-11-20 | 삼성전자주식회사 | Wafer level chip on chip package, package on package improving solder joint reliability but reducing mounting height and manufacturing method thereof |
US7858441B2 (en) * | 2008-12-08 | 2010-12-28 | Stats Chippac, Ltd. | Semiconductor package with semiconductor core structure and method of forming same |
US8723302B2 (en) * | 2008-12-11 | 2014-05-13 | Stats Chippac Ltd. | Integrated circuit package system with input/output expansion |
US8012797B2 (en) | 2009-01-07 | 2011-09-06 | Advanced Semiconductor Engineering, Inc. | Method for forming stackable semiconductor device packages including openings with conductive bumps of specified geometries |
US20100244223A1 (en) | 2009-03-25 | 2010-09-30 | Cho Namju | Integrated circuit packaging system with an integral-interposer-structure and method of manufacture thereof |
US8405197B2 (en) * | 2009-03-25 | 2013-03-26 | Stats Chippac Ltd. | Integrated circuit packaging system with stacked configuration and method of manufacture thereof |
US20110068478A1 (en) | 2009-03-26 | 2011-03-24 | Reza Argenty Pagaila | Integrated circuit packaging system with package stacking and method of manufacture thereof |
US8456856B2 (en) | 2009-03-30 | 2013-06-04 | Megica Corporation | Integrated circuit chip using top post-passivation technology and bottom structure technology |
CN101958261B (en) * | 2009-08-25 | 2012-09-05 | 日月光半导体制造股份有限公司 | Semiconductor process and stackable semiconductor device packages |
US8264091B2 (en) | 2009-09-21 | 2012-09-11 | Stats Chippac Ltd. | Integrated circuit packaging system with encapsulated via and method of manufacture thereof |
US8592973B2 (en) * | 2009-10-16 | 2013-11-26 | Stats Chippac Ltd. | Integrated circuit packaging system with package-on-package stacking and method of manufacture thereof |
US8451620B2 (en) * | 2009-11-30 | 2013-05-28 | Micron Technology, Inc. | Package including an underfill material in a portion of an area between the package and a substrate or another package |
US8334171B2 (en) | 2009-12-02 | 2012-12-18 | Stats Chippac Ltd. | Package system with a shielded inverted internal stacking module and method of manufacture thereof |
US8390108B2 (en) | 2009-12-16 | 2013-03-05 | Stats Chippac Ltd. | Integrated circuit packaging system with stacking interconnect and method of manufacture thereof |
US8318596B2 (en) * | 2010-02-11 | 2012-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US8299595B2 (en) | 2010-03-18 | 2012-10-30 | Stats Chippac Ltd. | Integrated circuit package system with package stacking and method of manufacture thereof |
US8183696B2 (en) | 2010-03-31 | 2012-05-22 | Infineon Technologies Ag | Packaged semiconductor device with encapsulant embedding semiconductor chip that includes contact pads |
US8300423B1 (en) | 2010-05-25 | 2012-10-30 | Amkor Technology, Inc. | Stackable treated via package and method |
US9269691B2 (en) | 2010-05-26 | 2016-02-23 | Stats Chippac, Ltd. | Semiconductor device and method of making an embedded wafer level ball grid array (EWLB) package on package (POP) device with a slotted metal carrier interposer |
CN101894772B (en) * | 2010-06-28 | 2012-05-23 | 华为终端有限公司 | Method for enhancing reliability of chip welding spot, printed circuit board and electronic device |
TWI451539B (en) * | 2010-08-05 | 2014-09-01 | Advanced Semiconductor Eng | Semiconductor package and manufacturing method thereof |
US8895440B2 (en) | 2010-08-06 | 2014-11-25 | Stats Chippac, Ltd. | Semiconductor die and method of forming Fo-WLCSP vertical interconnect using TSV and TMV |
US8304900B2 (en) | 2010-08-11 | 2012-11-06 | Stats Chippac Ltd. | Integrated circuit packaging system with stacked lead and method of manufacture thereof |
US8263435B2 (en) | 2010-10-28 | 2012-09-11 | Stats Chippac, Ltd. | Semiconductor device and method of stacking semiconductor die in mold laser package interconnected by bumps and conductive vias |
KR101712459B1 (en) | 2010-11-29 | 2017-03-22 | 삼성전자 주식회사 | Method of fabricating stacked package, and method of mounting stacked package fabricated by the same |
US8421245B2 (en) * | 2010-12-22 | 2013-04-16 | Intel Corporation | Substrate with embedded stacked through-silicon via die |
US8288203B2 (en) | 2011-02-25 | 2012-10-16 | Stats Chippac, Ltd. | Semiconductor device and method of forming a wafer level package structure using conductive via and exposed bump |
US9171792B2 (en) | 2011-02-28 | 2015-10-27 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages having a side-by-side device arrangement and stacking functionality |
US8633100B2 (en) * | 2011-06-17 | 2014-01-21 | Stats Chippac Ltd. | Method of manufacturing integrated circuit packaging system with support structure |
US20120326324A1 (en) | 2011-06-22 | 2012-12-27 | Lee Hyungmin | Integrated circuit packaging system with package stacking and method of manufacture thereof |
US8431478B2 (en) * | 2011-09-16 | 2013-04-30 | Chipmos Technologies, Inc. | Solder cap bump in semiconductor package and method of manufacturing the same |
US9165875B2 (en) * | 2012-04-25 | 2015-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low profile interposer with stud structure |
US9768137B2 (en) * | 2012-04-30 | 2017-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stud bump structure for semiconductor package assemblies |
KR20130124858A (en) | 2012-05-07 | 2013-11-15 | 삼성전자주식회사 | A semiconductor package |
US9287245B2 (en) * | 2012-11-07 | 2016-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contoured package-on-package joint |
US9620468B2 (en) * | 2012-11-08 | 2017-04-11 | Tongfu Microelectronics Co., Ltd. | Semiconductor packaging structure and method for forming the same |
KR102063794B1 (en) | 2013-06-19 | 2020-01-08 | 삼성전자 주식회사 | Stack type semiconductor package |
-
2012
- 2012-03-09 US US13/416,805 patent/US20130234317A1/en not_active Abandoned
- 2012-08-22 CN CN201210300990.1A patent/CN103311138B/en active Active
-
2014
- 2014-04-29 US US14/265,164 patent/US9269687B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7749888B2 (en) * | 2002-02-07 | 2010-07-06 | Nec Corporation | Semiconductor element and a producing method for the same, and a semiconductor device and a producing method for the same |
Non-Patent Citations (1)
Title |
---|
"Epoxy Flux - A Low Cost High Reliability Approach for PoP Assembly" by Lee; available at http://www.slideshare.net/nclee715/epoxy-flux-a-low-cost-high-reliability-approach-for-pop-assemblyimaps-2011# on Oct. 28, 2011 * |
Cited By (97)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9570416B2 (en) | 2004-11-03 | 2017-02-14 | Tessera, Inc. | Stacked packaging improvements |
US9984901B2 (en) | 2005-12-23 | 2018-05-29 | Tessera, Inc. | Method for making a microelectronic assembly having conductive elements |
US9119336B2 (en) | 2010-06-28 | 2015-08-25 | Ayumi Industry Co., Ltd. | Bonding structure manufacturing method, heating and melting treatment method, and system therefor |
US8757474B2 (en) * | 2010-06-28 | 2014-06-24 | Ayumi Industry Co., Ltd. | Bonding structure manufacturing method, heating and melting treatment method, and system therefor |
US20130105558A1 (en) * | 2010-06-28 | 2013-05-02 | Ayumi Industry Co., Ltd. | Bonding Structure Manufacturing Method, Heating And Melting Treatment Method, And System Therefor |
US10128216B2 (en) | 2010-07-19 | 2018-11-13 | Tessera, Inc. | Stackable molded microelectronic packages |
US11424211B2 (en) | 2011-05-03 | 2022-08-23 | Tessera Llc | Package-on-package assembly with wire bonds to encapsulation surface |
US10593643B2 (en) | 2011-05-03 | 2020-03-17 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US9691731B2 (en) | 2011-05-03 | 2017-06-27 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US10062661B2 (en) | 2011-05-03 | 2018-08-28 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US9761558B2 (en) | 2011-10-17 | 2017-09-12 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US11735563B2 (en) | 2011-10-17 | 2023-08-22 | Invensas Llc | Package-on-package assembly with wire bond vias |
US10756049B2 (en) | 2011-10-17 | 2020-08-25 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US11189595B2 (en) | 2011-10-17 | 2021-11-30 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US10510731B2 (en) | 2011-11-30 | 2019-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-package (PoP) structure including stud bulbs |
US20130134588A1 (en) * | 2011-11-30 | 2013-05-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-On-Package (PoP) Structure and Method |
US9812427B2 (en) | 2011-11-30 | 2017-11-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on-package (PoP) structure including stud bulbs |
US8912651B2 (en) * | 2011-11-30 | 2014-12-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-package (PoP) structure including stud bulbs and method |
US10157893B2 (en) | 2011-11-30 | 2018-12-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-package (PoP) structure including stud bulbs |
US9502394B2 (en) | 2011-11-30 | 2016-11-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on-Package (PoP) structure including stud bulbs and method |
US9842745B2 (en) | 2012-02-17 | 2017-12-12 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US9691679B2 (en) | 2012-02-24 | 2017-06-27 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US10170412B2 (en) | 2012-05-22 | 2019-01-01 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US10510659B2 (en) | 2012-05-22 | 2019-12-17 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9953914B2 (en) | 2012-05-22 | 2018-04-24 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9917073B2 (en) | 2012-07-31 | 2018-03-13 | Invensas Corporation | Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package |
US10297582B2 (en) | 2012-08-03 | 2019-05-21 | Invensas Corporation | BVA interposer |
US20220181314A1 (en) * | 2012-11-20 | 2022-06-09 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor device using emc wafer support system and fabricating method thereof |
US9615456B2 (en) | 2012-12-20 | 2017-04-04 | Invensas Corporation | Microelectronic assembly for microelectronic packaging with bond elements to encapsulation surface |
US9601454B2 (en) | 2013-02-01 | 2017-03-21 | Invensas Corporation | Method of forming a component having wire bonds and a stiffening layer |
US20170301645A1 (en) * | 2013-03-07 | 2017-10-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and Apparatus for Connecting Packages onto Printed Circuit Boards |
US10068873B2 (en) * | 2013-03-07 | 2018-09-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for connecting packages onto printed circuit boards |
US10109618B2 (en) | 2013-06-26 | 2018-10-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bonding structure between semiconductor device package |
US9691745B2 (en) * | 2013-06-26 | 2017-06-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bonding structure for forming a package on package (PoP) structure and method for forming the same |
US20150001725A1 (en) * | 2013-06-26 | 2015-01-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bonding structure and method for forming the same |
US20150001741A1 (en) * | 2013-06-27 | 2015-01-01 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming an Interposer Including a Beveled Edge |
US10460958B2 (en) | 2013-08-07 | 2019-10-29 | Invensas Corporation | Method of manufacturing embedded packaging with preformed vias |
US20150041987A1 (en) * | 2013-08-07 | 2015-02-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D Packages and Methods for Forming the Same |
US20150043190A1 (en) * | 2013-08-07 | 2015-02-12 | Invensas Corporation | Embedded packaging with preformed vias |
US9167710B2 (en) * | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
US9252076B2 (en) * | 2013-08-07 | 2016-02-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D packages and methods for forming the same |
US9543284B2 (en) | 2013-08-07 | 2017-01-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D packages and methods for forming the same |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US10008477B2 (en) | 2013-09-16 | 2018-06-26 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US10026717B2 (en) | 2013-11-22 | 2018-07-17 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9852969B2 (en) | 2013-11-22 | 2017-12-26 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US10290613B2 (en) | 2013-11-22 | 2019-05-14 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9728527B2 (en) | 2013-11-22 | 2017-08-08 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10629567B2 (en) | 2013-11-22 | 2020-04-21 | Invensas Corporation | Multiple plated via arrays of different wire heights on same substrate |
CN106170850A (en) * | 2014-01-09 | 2016-11-30 | 汉高股份有限及两合公司 | The method of preparation semiconductor packages and contactless upwards spraying system purposes in preparation semiconductor packages |
US11404338B2 (en) | 2014-01-17 | 2022-08-02 | Invensas Corporation | Fine pitch bva using reconstituted wafer with area array accessible for testing |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9837330B2 (en) | 2014-01-17 | 2017-12-05 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US10529636B2 (en) | 2014-01-17 | 2020-01-07 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US10147674B2 (en) | 2015-03-04 | 2018-12-04 | Mediatek Inc. | Semiconductor package assembly |
CN105938824A (en) * | 2015-03-04 | 2016-09-14 | 联发科技股份有限公司 | Semiconductor package assembly |
US10806036B2 (en) | 2015-03-05 | 2020-10-13 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US10008469B2 (en) | 2015-04-30 | 2018-06-26 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
US10559537B2 (en) | 2015-10-12 | 2020-02-11 | Invensas Corporation | Wire bond wires for interference shielding |
US11462483B2 (en) | 2015-10-12 | 2022-10-04 | Invensas Llc | Wire bond wires for interference shielding |
US10115678B2 (en) | 2015-10-12 | 2018-10-30 | Invensas Corporation | Wire bond wires for interference shielding |
US9812402B2 (en) | 2015-10-12 | 2017-11-07 | Invensas Corporation | Wire bond wires for interference shielding |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US9659908B1 (en) | 2015-11-10 | 2017-05-23 | Intel Corporation | Systems and methods for package on package through mold interconnects |
WO2017083015A1 (en) * | 2015-11-10 | 2017-05-18 | Intel Corporation | Package on package through mold interconnects |
US10043779B2 (en) | 2015-11-17 | 2018-08-07 | Invensas Corporation | Packaged microelectronic device for a package-on-package device |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US10325877B2 (en) | 2015-12-30 | 2019-06-18 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US20170207172A1 (en) * | 2016-01-15 | 2017-07-20 | Samsung Electro-Mechanics Co., Ltd. | Electronic component package and method of manufacturing the same |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10658302B2 (en) | 2016-07-29 | 2020-05-19 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US9859255B1 (en) * | 2016-10-01 | 2018-01-02 | Intel Corporation | Electronic device package |
US10160066B2 (en) * | 2016-11-01 | 2018-12-25 | GM Global Technology Operations LLC | Methods and systems for reinforced adhesive bonding using solder elements and flux |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
US10892231B2 (en) | 2017-08-03 | 2021-01-12 | General Electric Company | Electronics package including integrated electromagnetic interference shield and method of manufacturing thereof |
US10804116B2 (en) * | 2017-08-03 | 2020-10-13 | General Electric Company | Electronics package with integrated interconnect structure and method of manufacturing thereof |
US11756844B2 (en) | 2017-08-31 | 2023-09-12 | Micron Technology, Inc. | Semiconductor device with a protection mechanism and associated systems, devices, and methods |
US10580710B2 (en) | 2017-08-31 | 2020-03-03 | Micron Technology, Inc. | Semiconductor device with a protection mechanism and associated systems, devices, and methods |
US10943842B2 (en) | 2017-08-31 | 2021-03-09 | Micron Technology, Inc. | Semiconductor device with a protection mechanism and associated systems, devices, and methods |
US11114415B2 (en) | 2018-01-24 | 2021-09-07 | Micron Technology, Inc. | Semiconductor device with a layered protection mechanism and associated systems, devices, and methods |
US10741528B2 (en) | 2018-01-24 | 2020-08-11 | Micron Technology, Inc. | Semiconductor device with an electrically-coupled protection mechanism and associated systems, devices, and methods |
US10615150B2 (en) | 2018-01-24 | 2020-04-07 | Micron Technology, Inc. | Semiconductor device with a layered protection mechanism and associated systems, devices, and methods |
US10381329B1 (en) | 2018-01-24 | 2019-08-13 | Micron Technology, Inc. | Semiconductor device with a layered protection mechanism and associated systems, devices, and methods |
US10475771B2 (en) | 2018-01-24 | 2019-11-12 | Micron Technology, Inc. | Semiconductor device with an electrically-coupled protection mechanism and associated systems, devices, and methods |
US20220238447A1 (en) * | 2019-03-04 | 2022-07-28 | Kabushiki Kaisha Toshiba | Semiconductor device |
US11594492B2 (en) * | 2019-03-04 | 2023-02-28 | Kabushiki Kaisha Toshiba | Semiconductor device |
US10985120B1 (en) | 2019-10-15 | 2021-04-20 | Jwl (Zhejiang) Semiconductor Co., Ltd. | Chip packaging method and chip packaging structure |
WO2022076297A1 (en) * | 2020-10-06 | 2022-04-14 | Jabil Inc. | Low temperature, reworkable, and no-underfill attach process for fine pitch ball grid arrays |
CN112687629A (en) * | 2020-12-25 | 2021-04-20 | 上海易卜半导体有限公司 | Semiconductor packaging method, semiconductor assembly and electronic equipment comprising semiconductor assembly |
Also Published As
Publication number | Publication date |
---|---|
CN103311138A (en) | 2013-09-18 |
CN103311138B (en) | 2018-04-20 |
US9269687B2 (en) | 2016-02-23 |
US20140231988A1 (en) | 2014-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9269687B2 (en) | Packaging methods and packaged semiconductor devices | |
US11158588B2 (en) | Packaged semiconductor devices, methods of packaging semiconductor devices, and PoP devices | |
US9263412B2 (en) | Packaging methods and packaged semiconductor devices | |
US10950514B2 (en) | Packaged semiconductor devices and methods of packaging semiconductor devices | |
CN108074828B (en) | Package structure and method for forming the same | |
US11929322B2 (en) | Method of forming device and package structure | |
US9397080B2 (en) | Package on package devices and methods of packaging semiconductor dies | |
US8901730B2 (en) | Methods and apparatus for package on package devices | |
US8823180B2 (en) | Package on package devices and methods of packaging semiconductor dies | |
TWI499002B (en) | Packaging device and method for fabricating the same | |
US8581418B2 (en) | Multi-die stacking using bumps with different sizes | |
US11810831B2 (en) | Integrated circuit package and method of forming same | |
US20130062761A1 (en) | Packaging Methods and Structures for Semiconductor Devices | |
US9218999B2 (en) | Packaging process tools and packaging methods for semiconductor devices | |
US20150008594A1 (en) | Semiconductor packages | |
US20210320076A1 (en) | Electronic package, manufacturing method thereof and conductive structure | |
TW202305869A (en) | Semiconductor die dipping structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, MENG-TSE;LIN, WEI-HUNG;TSAI, YU-PENG;AND OTHERS;REEL/FRAME:027838/0001 Effective date: 20120307 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |