US20130210245A1 - Interposer and method for producing holes in an interposer - Google Patents
Interposer and method for producing holes in an interposer Download PDFInfo
- Publication number
- US20130210245A1 US20130210245A1 US13/807,386 US201113807386A US2013210245A1 US 20130210245 A1 US20130210245 A1 US 20130210245A1 US 201113807386 A US201113807386 A US 201113807386A US 2013210245 A1 US2013210245 A1 US 2013210245A1
- Authority
- US
- United States
- Prior art keywords
- interposer
- holes
- glass
- base substrate
- board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/0093—Working by laser beam, e.g. welding, cutting or boring combined with mechanical machining or metal-working covered by other subclasses than B23K
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/02—Positioning or observing the workpiece, e.g. with respect to the point of impact; Aligning, aiming or focusing the laser beam
- B23K26/06—Shaping the laser beam, e.g. by masks or multi-focusing
- B23K26/062—Shaping the laser beam, e.g. by masks or multi-focusing by direct control of the laser beam
- B23K26/0622—Shaping the laser beam, e.g. by masks or multi-focusing by direct control of the laser beam by shaping pulses
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/12—Working by laser beam, e.g. welding, cutting or boring in a special atmosphere, e.g. in an enclosure
- B23K26/126—Working by laser beam, e.g. welding, cutting or boring in a special atmosphere, e.g. in an enclosure in an atmosphere of gases chemically reacting with the workpiece
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/14—Working by laser beam, e.g. welding, cutting or boring using a fluid stream, e.g. a jet of gas, in conjunction with the laser beam; Nozzles therefor
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/36—Removing material
- B23K26/38—Removing material by boring or cutting
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/36—Removing material
- B23K26/38—Removing material by boring or cutting
- B23K26/382—Removing material by boring or cutting by boring
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/36—Removing material
- B23K26/38—Removing material by boring or cutting
- B23K26/382—Removing material by boring or cutting by boring
- B23K26/384—Removing material by boring or cutting by boring of specially shaped holes
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/36—Removing material
- B23K26/40—Removing material taking account of the properties of the material involved
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0029—Etching of the substrate by chemical or physical means by laser ablation of inorganic insulating material
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/40—Semiconductor devices
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2103/00—Materials to be soldered, welded or cut
- B23K2103/30—Organic material
- B23K2103/42—Plastics
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2103/00—Materials to be soldered, welded or cut
- B23K2103/50—Inorganic material, e.g. metals, not provided for in B23K2103/02 – B23K2103/26
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10378—Interposers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/08—Treatments involving gases
- H05K2203/087—Using a reactive gas
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
Definitions
- the invention relates to interposers for electrically connecting the terminals of a CPU chip and a circuit board, and further relates to methods used in a critical manufacturing step of interposers.
- a CPU chip as a processor core, typically has several hundred contact points on its bottom surface, which are closely spaced to one another and distributed over a relatively small area. Due to this close spacing, these contact points cannot be mounted directly to a circuit board, the so called motherboard. Therefore, an intermediate part is employed which permits to enlarge the connection base.
- a glass fiber mat encased in epoxy material is employed, which is provided with a number of holes. Conductive paths running on one surface of the glass fiber mat extend into respective holes to fill them and to lead to the terminals of the processor core at the other surface of the glass fiber mat.
- an underfill is applied both around the processor core and between the processor core and the glass fiber mat, which protects the wires and mechanically joins the processor core and the glass fiber mat.
- the processor core and the glass fiber mat exhibit different thermal expansions.
- the glass fiber mat has an expansion coefficient from 15 to 17 ⁇ 10 ⁇ 6 /K
- the silicon-based core processor has a thermal expansion factor from 3.2 to 3.3 ⁇ 10 ⁇ 6 /K. Therefore, in case of heating there are differential expansions between the core processor and the glass fiber mat and hence mechanical stresses arise between these two components. This can be detrimental to the contact connections, especially when the two components are not completely joined face to face. In this case the contact points may break easily.
- Another drawback of using a glass fiber mat is related to the mechanical drilling of holes into the glass fiber mat.
- the hole diameter is limited to 250 to 450 ⁇ m.
- U.S. 2002/0180015 A1 discloses a multi-chip module which includes semiconductor devices and a wiring substrate for mounting the semiconductor devices.
- the wiring substrate comprises a glass substrate having holes which were formed by a sand blasting treatment.
- a wiring layer is formed on the surface of the glass substrate.
- the glass substrate has wirings and an insulation layer. It is aimed at selecting the coefficient of thermal expansion of the glass substrate close to the coefficient of silicon.
- U.S. Pat. No. 5,216,207 discloses ceramic multilayer circuit boards including silver conductors. The layers are fired at low temperatures. The circuit boards have a coefficient of thermal expansion close to that of silicon.
- U.S. 2009/0321114 A1 discloses an electrical testing substrate unit including a multilayer ceramic substrate. Although the materials used have a coefficient of thermal expansion close to the value of the invention, they are not pure glasses.
- U.S. Pat. No. 7,550,321 B1 discloses a substrate having a coefficient of thermal expansion with a gradient in the thickness direction.
- An object of the invention is to provide an interposer for electrical connection between a CPU chip and a circuit board, which is economical to produce and enables to produce microholes with a hole diameter in the order of 20 ⁇ m and 200 ⁇ m, and wherein the interposer body exhibits a thermal expansion similar to that of the CPU chip material.
- the novel interposer should be able to meet the following requirements:
- each interposer Multiple small holes (10 to 10,000) are to be accommodated in each interposer, with close tolerances of the holes to each other. It has to be possible to ensure a hole spacing down to 30 ⁇ m. Hole diameters down to a size of 20 ⁇ m should be possible. A ratio of the thickness of the interposer to the hole diameter, the so-called aspect ratio, from 1 to 10 should be possible. A center-to-center distance of the holes in a range from 120 ⁇ m and 400 ⁇ m should be possible.
- the hole should have a conical or crater-shaped inlet and outlet to the hole, but the inner walls of the hole in the center should be of cylindrical shape.
- the hole should have smooth walls (fire-polished).
- a bead may be produced around the edge of the hole, having a height of not more than 5 mm.
- the interposer according to the invention is characterized in that its board-shaped base substrate is made of glass having a coefficient of thermal expansion ranging from 3.1 ⁇ 10 ⁇ 6 /K to 3.4 ⁇ 10 ⁇ 6 /K. Silicon-based chip boards exhibit an expansion coefficient between 3.2 ⁇ 10 ⁇ 6 /K and 3.3 ⁇ 10 ⁇ 6 /K. Therefore, large mechanical stresses between the interposer and the CPU chip due to different thermal expansion behavior are not to be expected.
- the number of holes in the interposer is selected according to the particular requirements and may amount up to 10,000 holes per cm 2 .
- a usual number of holes ranges from 1000 to 3000.
- the center-to-center spacing of the holes ranges from 50 ⁇ m to 700 ⁇ m.
- holes are provided which have a diameter ranging from 20 682 m to 200 ⁇ m.
- conductive paths extend on one of the surfaces of the interposer board to and into the holes and therethrough to form connection points for the CPU chip.
- the glass of the base substrate should have an alkali content of less than 700 ppm. Such a glass has a low coefficient of thermal expansion, as required, and exhibits very good signal-insulating properties, due to the high dielectric value. Furthermore, the risk of contamination of silicon processors with alkalis is largely avoided.
- an arsenic or antimony content of the glass composition is less than 50 ppm.
- Interposer boards have a thickness of less than 1 mm, but not below 30 ⁇ m.
- the number of holes of an interposer is chosen according to the needs, and is in the order from 1000 to 3000 holes per cm 2 .
- the invention targets to offer interposers on the market having microholes smaller than 100 p.m. Hence, the holes are closely packed, with a center-to-center distance of the holes that may range from 150 ⁇ m to 400 ⁇ m. However, the edge-to-edge distance of the holes should not be less than 30 ⁇ m.
- the holes need not all have the same diameter, it is possible that holes of different diameters are provided in the board-shaped base substrate.
- the ratio of the thickness of the glass board to the hole diameter may be selected in a wide range from 0.1 to 25, an aspect ratio from 1 to 10 being preferred.
- the holes generally have a thin cylindrical shape, but may have rounded-broken edges at the inlet and outlet of the hole.
- the holes which may have a diameter ranging from 20 ⁇ m to 200 ⁇ m
- focused laser pulses are used in a wavelength range of transparency of the glass, so that the laser beams penetrate into the glass and are not already absorbed in the surface layers of the glass.
- the laser radiation used has a very high radiation intensity, so as to result in local non-thermal destruction of the glass along filamentary channels.
- These filamentary channels are subsequently widened to the desired diameter of the holes, for which purpose dielectric breakdowns may be employed which cause electro-thermal heating and evaporation of the material of the hole edges, and/or the filamentary channels are widened by supplying reactive gases.
- the perforations may be widened by supplied etching gas.
- FIG. 1 schematically illustrates, in a longitudinal sectional view, one way of producing an interposer
- FIG. 2 illustrates a second way of producing an interposer.
- perforation points 10 on a board-shaped glass substrate 1 are marked by focused laser pulses 41 emanating from an array 4 of lasers 40 .
- the radiation intensity of these lasers is so strong that it causes local non-thermal destruction in the glass along a filamentary channel 11 .
- filamentary channels 11 are widened into holes 12 .
- opposing electrodes 6 and 7 may be employed, to which high voltage energy is applied, resulting in dielectric breakdowns across the glass substrate along filamentary channels 11 . These breakthroughs are widened by electro-thermal heating and evaporation of the perforation material until the process is stopped by switching off the power supply when the desired hole diameter is achieved.
- the filamentary channels 11 may be widened using reactive gases, as illustrated by nozzles 20 , 30 , which direct the gas to the perforation points 10 .
- conductive paths 13 to the perforation points 10 are applied on the upper surface of glass board 1 , and the holes 12 are filled with conductive material 14 to complete the connections to the contact points of a CPU chip or the like at the bottom surface of the board. (For mounting on the motherboard, glass board 1 is turned around.)
- FIG. 2 shows another way of producing microholes.
- Perforation points 10 are marked by precisely imprinted RF coupling material.
- high frequency energy is applied by means of electrodes 2 , 3 , so that the coupling points themselves and the glass material between the upper surface coupling points and the lower surface coupling points is heated, causing the dielectric strength of the material to be lowered.
- dielectric breakdowns will occur along narrow channels 11 .
- these narrow channels 11 may be widened to the size of holes 12 .
- conductive paths 13 to the holes 12 are applied on the upper surface of the glass substrate, and the holes are filled with conductive material 14 in order to establish the connections for the CPU chip, with the glass board 1 turned around.
- interposers need not to be produced separately, rather glass substrate boards for a plurality of interposers may be processed, and the large-sized glass substrate boards may be cut to obtain the individual interposers. Glass substrate boards of a size with edge lengths of 0.2 m by 3 m (or less) can be processed. Round board formats may have dimensions of up to 1 m.
- the table shows fifteen examples of suitable glasses and their compositions (in wt. % based on oxide) and their main features.
- the refining agents SnO 2 (Examples 1-8, 11, 12, 14, 15) and As 2 O 3 (Examples 9, 10, 13) with a proportion of 0.3 wt. % is not listed.
- the following properties are specified:
- compositions in wt. % based on oxide, and essential properties of glasses according to the invention
- n.m. 1650 1615 n d 1.520 1.513 1.511 1.512 1.520 1.526 HCl (mg/cm 2 ) n.m. 0.30 0.89 n.m. n.m. 0.72 BHF (mg/cm 2 ) 0.62 0.45 0.43 0.40 0.44 0.49 13 14 15 SiO 2 61.4 59.5 63.9 B 2 O 3 8.2 10.0 10.4 Al 2 O 3 16.0 16.7 14.6 MgO 2.8 0.7 2.9 CaO 7.9 8.5 4.8 BaO 3.4 3.8 3.1 ZnO — — — ⁇ 20/300 (10 ⁇ 6 /K) 3.75 3.60 3.21 ⁇ (g/cm 3 ) 2.48 2.48 2.41 Tg (2° C.) 709 702 701 T 4 (2° C.) 1273 1260 1311 T 2 (2° C.) 1629 1629 n.m. n d 1.523 1.522 n.m. HCl (mg/cm 2 ) 0.41 0.97
- the glasses have the following advantageous properties:
- the glasses exhibit high thermal shock resistance and good devitrification stability.
- the glasses can be produced as flat glasses by various drawing methods, e.g. microsheet down-draw, up-draw, or overflow fusion methods, and, in a preferred embodiment, if they are free of As 2 O 3 and Sb 2 O 3 , also by the float process.
- the glasses are highly suitable for use as substrate glass for producing interposers.
- Interposers which are occupied more densely with holes as compared to previous interposers, take smaller substrate sizes, thereby still further reducing the amount of different expansions and contractions of the involved layers or boards and thus the risk of warpage and hence cracking between the involved layers or boards.
Abstract
An interposer for electrical connection between a CPU chip and a circuit board is provided. The interposer includes a board-shaped base substrate made of glass having a coefficient of thermal expansion ranging from 3.1×10−6/K to 3.4×10−6/K. The interposer further includes a number of holes having diameters ranging from 20 μm to 200 μm. The number of holes ranging from 10 to 10,000 per square centimeter. Conductive paths running on one surface of the board extend right into respective holes and therethrough to the other surface of the board in order to form connection points for the chip.
Description
- The invention relates to interposers for electrically connecting the terminals of a CPU chip and a circuit board, and further relates to methods used in a critical manufacturing step of interposers.
- A CPU chip, as a processor core, typically has several hundred contact points on its bottom surface, which are closely spaced to one another and distributed over a relatively small area. Due to this close spacing, these contact points cannot be mounted directly to a circuit board, the so called motherboard. Therefore, an intermediate part is employed which permits to enlarge the connection base. As an intermediate part, often, a glass fiber mat encased in epoxy material is employed, which is provided with a number of holes. Conductive paths running on one surface of the glass fiber mat extend into respective holes to fill them and to lead to the terminals of the processor core at the other surface of the glass fiber mat. For this purpose, an underfill is applied both around the processor core and between the processor core and the glass fiber mat, which protects the wires and mechanically joins the processor core and the glass fiber mat. However, the processor core and the glass fiber mat exhibit different thermal expansions. For example, the glass fiber mat has an expansion coefficient from 15 to 17×10−6/K, while the silicon-based core processor has a thermal expansion factor from 3.2 to 3.3×10−6/K. Therefore, in case of heating there are differential expansions between the core processor and the glass fiber mat and hence mechanical stresses arise between these two components. This can be detrimental to the contact connections, especially when the two components are not completely joined face to face. In this case the contact points may break easily.
- Another drawback of using a glass fiber mat is related to the mechanical drilling of holes into the glass fiber mat. The hole diameter is limited to 250 to 450 μm.
- Another possibility of designing and manufacturing connecting structures which could be used as a type of interposer is described in WO 02/058135 A2. Wafer technology is employed, including the generation of holes and trenches in dielectric material, such as silicon dioxide, and filling of the holes and trenches with conductive layers. However, this method of producing contact connections is very expensive.
- A similar technology is taught in DE 103 01 291 B3. Recesses are etched into substrates and filled with metal conductive paths, and contacts extending through holes are also provided. This technique is complex and expensive.
- U.S. 2002/0180015 A1 discloses a multi-chip module which includes semiconductor devices and a wiring substrate for mounting the semiconductor devices. The wiring substrate comprises a glass substrate having holes which were formed by a sand blasting treatment. A wiring layer is formed on the surface of the glass substrate. Furthermore, the glass substrate has wirings and an insulation layer. It is aimed at selecting the coefficient of thermal expansion of the glass substrate close to the coefficient of silicon.
- U.S. Pat. No. 5,216,207 discloses ceramic multilayer circuit boards including silver conductors. The layers are fired at low temperatures. The circuit boards have a coefficient of thermal expansion close to that of silicon.
- U.S. 2009/0321114 A1 discloses an electrical testing substrate unit including a multilayer ceramic substrate. Although the materials used have a coefficient of thermal expansion close to the value of the invention, they are not pure glasses.
- U.S. Pat. No. 7,550,321 B1 discloses a substrate having a coefficient of thermal expansion with a gradient in the thickness direction.
- The paper “Femtosecond laser-assisted three-dimensional microfabrication in silica” in Optics Letters, Vol. 26, No. 5, Mar. 1, 2001, pages 277-279 describes direct three-dimensional microfabrication in a silicate glass. The fabrication process is accomplished in two steps. First, the intended patterns are mapped out in the glass using focused femtosecond laser pulses. Then these patterns are etched.
- An object of the invention is to provide an interposer for electrical connection between a CPU chip and a circuit board, which is economical to produce and enables to produce microholes with a hole diameter in the order of 20 μm and 200 μm, and wherein the interposer body exhibits a thermal expansion similar to that of the CPU chip material. The novel interposer should be able to meet the following requirements:
- Multiple small holes (10 to 10,000) are to be accommodated in each interposer, with close tolerances of the holes to each other. It has to be possible to ensure a hole spacing down to 30 μm. Hole diameters down to a size of 20 μm should be possible. A ratio of the thickness of the interposer to the hole diameter, the so-called aspect ratio, from 1 to 10 should be possible. A center-to-center distance of the holes in a range from 120 μm and 400 μm should be possible.
- The hole should have a conical or crater-shaped inlet and outlet to the hole, but the inner walls of the hole in the center should be of cylindrical shape. The hole should have smooth walls (fire-polished). Optionally, a bead may be produced around the edge of the hole, having a height of not more than 5 mm.
- The interposer according to the invention is characterized in that its board-shaped base substrate is made of glass having a coefficient of thermal expansion ranging from 3.1×10−6/K to 3.4×10−6/K. Silicon-based chip boards exhibit an expansion coefficient between 3.2×10−6/K and 3.3×10−6/K. Therefore, large mechanical stresses between the interposer and the CPU chip due to different thermal expansion behavior are not to be expected.
- The number of holes in the interposer is selected according to the particular requirements and may amount up to 10,000 holes per cm2. A usual number of holes ranges from 1000 to 3000. The center-to-center spacing of the holes ranges from 50 μm to 700 μm. To meet the requirements of miniaturization of components, holes are provided which have a diameter ranging from 20 682 m to 200 μm. To establish an electrical connection between the CPU chip and its circuit board, conductive paths extend on one of the surfaces of the interposer board to and into the holes and therethrough to form connection points for the CPU chip.
- The glass of the base substrate should have an alkali content of less than 700 ppm. Such a glass has a low coefficient of thermal expansion, as required, and exhibits very good signal-insulating properties, due to the high dielectric value. Furthermore, the risk of contamination of silicon processors with alkalis is largely avoided.
- For reasons of environmental protection, an arsenic or antimony content of the glass composition is less than 50 ppm.
- Interposer boards have a thickness of less than 1 mm, but not below 30 μm. The number of holes of an interposer is chosen according to the needs, and is in the order from 1000 to 3000 holes per cm2. The invention targets to offer interposers on the market having microholes smaller than 100 p.m. Hence, the holes are closely packed, with a center-to-center distance of the holes that may range from 150 μm to 400 μm. However, the edge-to-edge distance of the holes should not be less than 30 μm. The holes need not all have the same diameter, it is possible that holes of different diameters are provided in the board-shaped base substrate. The ratio of the thickness of the glass board to the hole diameter, the so-called aspect ratio, may be selected in a wide range from 0.1 to 25, an aspect ratio from 1 to 10 being preferred. The holes generally have a thin cylindrical shape, but may have rounded-broken edges at the inlet and outlet of the hole.
- In order to accurately position the holes, which may have a diameter ranging from 20 μm to 200 μm, focused laser pulses are used in a wavelength range of transparency of the glass, so that the laser beams penetrate into the glass and are not already absorbed in the surface layers of the glass. The laser radiation used has a very high radiation intensity, so as to result in local non-thermal destruction of the glass along filamentary channels. These filamentary channels are subsequently widened to the desired diameter of the holes, for which purpose dielectric breakdowns may be employed which cause electro-thermal heating and evaporation of the material of the hole edges, and/or the filamentary channels are widened by supplying reactive gases.
- It is also possible to precisely mark the intended perforation points using RF coupling material which is printed onto the base substrate in form of dots. Such marked points are heated by RF energy to lower the breakdown strength to electrical high voltage in the region of the intended holes, and to finally cause dielectric breakdowns at these points. The perforations may be widened by supplied etching gas.
- The manufacturing of the conductive paths on the board-shaped glass substrate and through the holes is accomplished by known method patterns and need not be further described here.
- Exemplary embodiments of the invention will be described with reference to the drawings, wherein:
-
FIG. 1 schematically illustrates, in a longitudinal sectional view, one way of producing an interposer; and -
FIG. 2 illustrates a second way of producing an interposer. - In a first method step, perforation points 10 on a board-shaped
glass substrate 1 are marked by focused laser pulses 41 emanating from anarray 4 oflasers 40. The radiation intensity of these lasers is so strong that it causes local non-thermal destruction in the glass along afilamentary channel 11. - In a second method step,
filamentary channels 11 are widened intoholes 12. For this purpose, opposingelectrodes filamentary channels 11. These breakthroughs are widened by electro-thermal heating and evaporation of the perforation material until the process is stopped by switching off the power supply when the desired hole diameter is achieved. - Alternatively or additionally, the
filamentary channels 11 may be widened using reactive gases, as illustrated bynozzles - In the next method step,
conductive paths 13 to the perforation points 10 are applied on the upper surface ofglass board 1, and theholes 12 are filled withconductive material 14 to complete the connections to the contact points of a CPU chip or the like at the bottom surface of the board. (For mounting on the motherboard,glass board 1 is turned around.) -
FIG. 2 shows another way of producing microholes. Perforation points 10 are marked by precisely imprinted RF coupling material. At thesepoints 10 high frequency energy is applied by means ofelectrodes narrow channels 11. By continuing the supply of high-voltage energy, thesenarrow channels 11 may be widened to the size ofholes 12. - However, it is also possible, for widening the
narrow channels 11 resulting from dielectric breakdowns, to use reactive gas which is supplied throughnozzles - Finally,
conductive paths 13 to theholes 12 are applied on the upper surface of the glass substrate, and the holes are filled withconductive material 14 in order to establish the connections for the CPU chip, with theglass board 1 turned around. - It should be noted that interposers need not to be produced separately, rather glass substrate boards for a plurality of interposers may be processed, and the large-sized glass substrate boards may be cut to obtain the individual interposers. Glass substrate boards of a size with edge lengths of 0.2 m by 3 m (or less) can be processed. Round board formats may have dimensions of up to 1 m.
- Glasses were melted at 1620° C. in Pt/Ir crucibles from conventional, essentially alkali-free raw materials, apart from unavoidable impurities. The melt was refined for one and a half hour at this temperature, then poured into inductively heated platinum crucibles and stirred for 30 minutes at 1550° C. for homogenization.
- The table shows fifteen examples of suitable glasses and their compositions (in wt. % based on oxide) and their main features. The refining agents SnO2 (Examples 1-8, 11, 12, 14, 15) and As2O3 (Examples 9, 10, 13) with a proportion of 0.3 wt. % is not listed. The following properties are specified:
-
- the coefficient of thermal expansion α20/300 (10−6 1K)
- the density ρ60 (g/cm3)
- the dilatometric glass transition temperature Tg (°C.) according to DIN 52324
- the temperature at a viscosity of 104 dPa.s (referred to as T4 [°C.])
- the temperature at a viscosity of 102 dPa.s (referred to as T2 [°C.]), calculated from the Vogel-Fulcher-Tammann equation
- an “HCl” acid resistance as weight loss (material removal value) of glass boards measuring 50 mm×50 mm×2 mm and polished on all sides after treatment with 5% hydrochloric acid for 24 hours at 95° C. (mg/cm2).
- a “BHF” resistance to buffered hydrofluoric acid as a weight loss (material removal value) of glass boards measuring 50 mm×50 mm×2 mm and polished on all sides after treatment with 10% NH4F NH4F.HF for 20 min at 23° C. (mg/cm2)
- the refractive index nd.
- Compositions (in wt. % based on oxide), and essential properties of glasses according to the invention
-
1 2 3 4 5 6 SiO2 60.0 60.0 59.9 58.9 59.9 61.0 B2O3 7.5 7.5 7.5 8.5 7.5 9.5 Al2O3 21.5 21.5 21.5 21.5 21.5 18.4 MgO 2.9 2.9 2.0 2.0 2.9 2.2 CaO 3.8 2.8 3.8 3.8 4.8 4.1 BaO 4.0 5.0 5.0 5.0 3.1 4.5 ZnO — — — — — — α20/300 (10−6 /K) 3.07 3.00 3.01 3.08 3.13 3.11 ρ (g/cm3) 2.48 2.48 2.48 2.48 2.47 2.45 Tg (° C.) 747 748 752 741 743 729 T 4(° C.) 1312 1318 1315 1308 1292 1313 T 2 (° C.) 1672 1678 1691 1668 1662 1700 nd 1.520 1.518 1.519 1.519 1.521 1.515 HCl (mg/cm2) 1.05 n.m. 0.85 n.m. 1.1 n.m. BHF (mg/cm2) 0.57 0.58 0.55 0.55 0.56 0.49 7 8 9 10 11 12 SiO2 58.5 62.8 63.5 63.5 59.7 59.0 B2O3 7.7 8.2 10.0 10.0 10.0 9.0 Al2O3 22.7 16.5 15.4 15.4 18.5 17.2 MgO 2.8 0.5 2.0 1.0 2.0 CaO 2.0 4.2 5.6 6.6 8.3 9.0 BaO 5.0 7.5 3.2 3.2 3.2 3.5 ZnO 1.0 — — — — — α20/300 (10−6/K) 2.89 3.19 3.24 3.34 3.44 3.76 ρ (g/cm3) 2.50 2.49 2.42 2.43 2.46 2.50 Tg (2° C.) 748 725 711 719 714 711 T 4 (2° C.) 1314 1325 1320 1327 1281 1257 T 2 (2° C.) 1674 1699 n.m. n.m. 1650 1615 nd 1.520 1.513 1.511 1.512 1.520 1.526 HCl (mg/cm2) n.m. 0.30 0.89 n.m. n.m. 0.72 BHF (mg/cm2) 0.62 0.45 0.43 0.40 0.44 0.49 13 14 15 SiO2 61.4 59.5 63.9 B2O3 8.2 10.0 10.4 Al2O3 16.0 16.7 14.6 MgO 2.8 0.7 2.9 CaO 7.9 8.5 4.8 BaO 3.4 3.8 3.1 ZnO — 0.5 — α20/300 (10−6/K) 3.75 3.60 3.21 ρ (g/cm3) 2.48 2.48 2.41 Tg (2° C.) 709 702 701 T 4 (2° C.) 1273 1260 1311 T 2 (2° C.) 1629 1629 n.m. nd 1.523 1.522 n.m. HCl (mg/cm2) 0.41 0.97 n.m. BHF (mg/cm2) 0.74 0.47 n.m. n.m. = not measured - As the exemplary embodiments illustrate, the glasses have the following advantageous properties:
-
- a thermal expansion α20/300 of between 2.8×10−6/K and 3.8×10−6/K, in preferred embodiments 3.6×10−6/K, in particularly preferred embodiments <3.2×10−6/K, and thus matched to the expansion behavior of both amorphous silicon and also increasingly polycrystalline silicon.
- with Tg>700° C., a high glass transition temperature, i.e. a high temperature resistance. This is essential for a lowest possible production-related shrinkage (“compaction”) and for use of the glasses as substrates for coatings of amorphous Si layers and subsequent annealing thereof.
- with ρ<2.600 g/cm3, a low density
- a temperature at a viscosity of 104 dPa.s (working point VA) of not more than 1350° C., and a temperature at a viscosity of 102 dPa.s of not more than 1720° C., which is a suitable viscosity characteristic in terms of hot-shaping and meltability.
- with nd≦1.526 a low refractive index.
- a high chemical resistance, as is evident inter alia from good resistance to buffered hydrofluoric acid solution.
- The glasses exhibit high thermal shock resistance and good devitrification stability. The glasses can be produced as flat glasses by various drawing methods, e.g. microsheet down-draw, up-draw, or overflow fusion methods, and, in a preferred embodiment, if they are free of As2O3 and Sb2O3, also by the float process.
- With these properties, the glasses are highly suitable for use as substrate glass for producing interposers.
- By using the base substrate of low-alkali glass and with a coefficient of thermal expansion very close to that of the chip of silicon material, difficulties resulting from different thermal expansions of the interposer and the CPU chip are largely avoided. If adjacent joint material layers or boards have an only slightly different heating behavior and a slightly different coefficient of thermal expansion, there will be fewer mechanical stresses between these joint layers or boards, and there will be no warpage or cracking between the layers or boards.
- Interposers which are occupied more densely with holes as compared to previous interposers, take smaller substrate sizes, thereby still further reducing the amount of different expansions and contractions of the involved layers or boards and thus the risk of warpage and hence cracking between the involved layers or boards.
- Finally, cost savings can also be expected because (with reduced interposer size and hole size) less glass material and less conductive material for filling the holes has to be used.
Claims (16)
1-17. (canceled)
18. An interposer for electrical connection between a CPU chip and a circuit board, comprising:
a single-layered board-shaped base substrate made of glass having a first and a second board surface, the glass of the base substrate having a coefficient of thermal expansion ranging from 3.1×10−6/K to 3.4×10−6/K;
a number of holes extending between the first and second board surfaces, the number ranging from 10 to 10,000 per square centimeter, the holes having diameters that range from 20 μm to 200 μm and have a center-to-center distance in a range from 50 μm to 700 μm; and
conductive paths running on the first board surface and extend into the holes to the second board surface to form connection points for the CPU chip.
19. The interposer as claimed in claim 18 , wherein the glass of the base substrate has an alkali content of less than 700 ppm.
20. The interposer as claimed in claim 18 , wherein the glass of the base substrate has an arsenic or antimony content of less than 50 ppm.
21. The interposer as claimed in claim 18 , wherein the coefficient of thermal expansion is 3.2×10−6/K.
22. The interposer as claimed in claim 18 , wherein the base substrate has a thickness that ranges from 30 μm to 1,000 μm.
23. The interposer as claimed in claim 18 , wherein the number of holes ranges from 1,000 to 3,000 per square centimeter.
24. The interposer as claimed in claim 18 , wherein the diameter does not exceed 100 μm.
25. The interposer as claimed in claim 18 , wherein the center-to-center distance ranges from 150 μm to 400 μm.
26. The interposer as claimed in claim 18 , wherein the holes have an edge-to-edge distance of at least 30 μm.
27. The interposer as claimed in claim 18 , wherein the base substrate has holes of different diameters.
28. The interposer as claimed in claim 18 , further comprising:
a ratio of the center-to-center distance to the diameter that ranges from 1 to 10;
a ratio of an edge-to-edge distance of the holes to the diameter that ranges from 1 to 9; and
a ratio of a board thickness of the base substrate to the diameter that ranges from 0.1 to 25.
29. The interposer as claimed in claim 18 , wherein the holes have edges between the first and/or second board surface and an inner hole wall that are rounded-broken.
30. A method for producing holes in an interposer, comprising the steps of:
providing single-layered boards of glass as a base substrate to be perforated;
aligning a multiple laser beam array to predetermined perforation points of the base substrate;
triggering focused laser pulses in a wavelength range between 1600 and 200 nm in which the glass is at least partially transparent and with a radiation intensity that causes local non-thermal destruction of the glass along a respective filamentary channel; and
widening the filamentary channels to a desired diameter of the holes.
31. The method as claimed in claim 30 , wherein the widening step comprises electro-thermal heating and evaporation of perforation material due to dielectric breakdowns.
32. The method as claimed in claim 30 , wherein the widening step comprises directing reactive gases onto the perforation points.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102010025966A DE102010025966B4 (en) | 2010-07-02 | 2010-07-02 | Interposer and method for making holes in an interposer |
DE102010025966.7 | 2010-07-02 | ||
PCT/EP2011/003300 WO2012000685A2 (en) | 2010-07-02 | 2011-07-04 | Interposer and method for producing holes in an interposer |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2011/003300 A-371-Of-International WO2012000685A2 (en) | 2010-07-02 | 2011-07-04 | Interposer and method for producing holes in an interposer |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/256,093 Continuation-In-Part US20190157218A1 (en) | 2010-07-02 | 2019-01-24 | Interposer and method for producing holes in an interposer |
US16/600,191 Division US11744015B2 (en) | 2010-07-02 | 2019-10-11 | Interposer and method for producing holes in an interposer |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130210245A1 true US20130210245A1 (en) | 2013-08-15 |
Family
ID=44561381
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/807,386 Abandoned US20130210245A1 (en) | 2010-07-02 | 2011-07-04 | Interposer and method for producing holes in an interposer |
US16/600,191 Active 2032-06-05 US11744015B2 (en) | 2010-07-02 | 2019-10-11 | Interposer and method for producing holes in an interposer |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/600,191 Active 2032-06-05 US11744015B2 (en) | 2010-07-02 | 2019-10-11 | Interposer and method for producing holes in an interposer |
Country Status (7)
Country | Link |
---|---|
US (2) | US20130210245A1 (en) |
EP (1) | EP2589072A2 (en) |
JP (3) | JP6208010B2 (en) |
KR (2) | KR101726982B1 (en) |
CN (1) | CN102971838B (en) |
DE (1) | DE102010025966B4 (en) |
WO (1) | WO2012000685A2 (en) |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140116091A1 (en) * | 2011-05-31 | 2014-05-01 | Corning Incorporated | High-speed micro-hole fabrication in glass |
US9517963B2 (en) | 2013-12-17 | 2016-12-13 | Corning Incorporated | Method for rapid laser drilling of holes in glass and products made therefrom |
US20170256422A1 (en) * | 2014-09-16 | 2017-09-07 | Lpkf Laser & Electronics Ag | Method for introducing at least one cutout or aperture into a sheetlike workpiece |
US9764978B2 (en) | 2013-04-04 | 2017-09-19 | Lpkf Laser & Electronics Ag | Method and device for separating a substrate |
US10610971B2 (en) | 2013-04-04 | 2020-04-07 | Lpkf Laser & Electronics Ag | Method for producing recesses in a substrate |
US10756003B2 (en) | 2016-06-29 | 2020-08-25 | Corning Incorporated | Inorganic wafer having through-holes attached to semiconductor wafer |
US11062986B2 (en) | 2017-05-25 | 2021-07-13 | Corning Incorporated | Articles having vias with geometry attributes and methods for fabricating the same |
US11078112B2 (en) * | 2017-05-25 | 2021-08-03 | Corning Incorporated | Silica-containing substrates with vias having an axially variable sidewall taper and methods for forming the same |
US11114309B2 (en) | 2016-06-01 | 2021-09-07 | Corning Incorporated | Articles and methods of forming vias in substrates |
US11130701B2 (en) | 2016-09-30 | 2021-09-28 | Corning Incorporated | Apparatuses and methods for laser processing transparent workpieces using non-axisymmetric beam spots |
US11345625B2 (en) | 2013-01-15 | 2022-05-31 | Corning Laser Technologies GmbH | Method and device for the laser-based machining of sheet-like substrates |
US11478880B2 (en) | 2017-03-06 | 2022-10-25 | Lpkf Laser & Electronics Ag | Method for producing at least one recess in a material by means of electromagnetic radiation and subsequent etching process |
US11542190B2 (en) | 2016-10-24 | 2023-01-03 | Corning Incorporated | Substrate processing station for laser-based machining of sheet-like glass substrates |
US11554984B2 (en) | 2018-02-22 | 2023-01-17 | Corning Incorporated | Alkali-free borosilicate glasses with low post-HF etch roughness |
US11556039B2 (en) | 2013-12-17 | 2023-01-17 | Corning Incorporated | Electrochromic coated glass articles and methods for laser processing the same |
US11648623B2 (en) | 2014-07-14 | 2023-05-16 | Corning Incorporated | Systems and methods for processing transparent materials using adjustable laser beam focal lines |
US11697178B2 (en) | 2014-07-08 | 2023-07-11 | Corning Incorporated | Methods and apparatuses for laser processing materials |
US11713271B2 (en) | 2013-03-21 | 2023-08-01 | Corning Laser Technologies GmbH | Device and method for cutting out contours from planar substrates by means of laser |
US11774233B2 (en) | 2016-06-29 | 2023-10-03 | Corning Incorporated | Method and system for measuring geometric parameters of through holes |
US11773004B2 (en) | 2015-03-24 | 2023-10-03 | Corning Incorporated | Laser cutting and processing of display glass compositions |
US11972993B2 (en) | 2021-05-14 | 2024-04-30 | Corning Incorporated | Silica-containing substrates with vias having an axially variable sidewall taper and methods for forming the same |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102013103370A1 (en) | 2013-04-04 | 2014-10-09 | Lpkf Laser & Electronics Ag | Method for introducing perforations into a glass substrate and a glass substrate produced in this way |
JP2015146401A (en) * | 2014-02-04 | 2015-08-13 | 大日本印刷株式会社 | glass interposer |
DE102014113339A1 (en) | 2014-09-16 | 2016-03-17 | Lpkf Laser & Electronics Ag | Method for producing recesses in a material |
EP3776036B1 (en) | 2018-04-03 | 2023-04-26 | Corning Research & Development Corporation | Waveguide substrates and waveguide substrate assemblies having waveguide routing schemes and methods for fabricating the same |
WO2019195219A1 (en) | 2018-04-03 | 2019-10-10 | Corning Research & Development Corporation | Waveguide substrates and waveguide substrate connector assemblies having waveguides and alignment features and methods of fabricating the same |
US11609395B2 (en) | 2021-01-11 | 2023-03-21 | Corning Research & Development Corporation | Waveguide substrates and assemblies including the same |
Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5770889A (en) * | 1995-12-29 | 1998-06-23 | Lsi Logic Corporation | Systems having advanced pre-formed planar structures |
US20020018001A1 (en) * | 2000-03-15 | 2002-02-14 | Akiyasu Yamamoto | Non-contact communication apparatus and control method for non-contact communication apparatus |
US6400172B1 (en) * | 1997-12-18 | 2002-06-04 | Micron Technology, Inc. | Semiconductor components having lasered machined conductive vias |
US20040184219A1 (en) * | 2003-03-19 | 2004-09-23 | Ngk Spark Plug Co., Ltd. | Assembly of semiconductor device, interposer and substrate |
US20050026476A1 (en) * | 2000-06-20 | 2005-02-03 | Sammy Mok | Systems for testing and packaging integrated circuits |
US20060202322A1 (en) * | 2003-09-24 | 2006-09-14 | Ibiden Co., Ltd. | Interposer, and multilayer printed wiring board |
US7109068B2 (en) * | 2004-08-31 | 2006-09-19 | Micron Technology, Inc. | Through-substrate interconnect fabrication methods |
US20080073110A1 (en) * | 2006-09-26 | 2008-03-27 | Fujitsu Limited | Interposer and method for manufacturing the same |
US7545044B2 (en) * | 2003-02-24 | 2009-06-09 | Hamamatsu Photonics K.K. | Semiconductor device and radiation detector employing it |
US20090145636A1 (en) * | 2007-12-05 | 2009-06-11 | Shinko Electric Industries Co., Ltd. | Electronic component mounting package |
US7738258B2 (en) * | 2004-02-24 | 2010-06-15 | Ibiden Co., Ltd. | Semiconductor mounting board |
US7763965B2 (en) * | 2007-09-25 | 2010-07-27 | International Business Machines Corporation | Stress relief structures for silicon interposers |
US20100244276A1 (en) * | 2009-03-25 | 2010-09-30 | Lsi Corporation | Three-dimensional electronics package |
US8039957B2 (en) * | 2009-03-11 | 2011-10-18 | Raytheon Company | System for improving flip chip performance |
US8440916B2 (en) * | 2007-06-28 | 2013-05-14 | Intel Corporation | Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method |
US8624374B2 (en) * | 2010-04-02 | 2014-01-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof |
US8674513B2 (en) * | 2010-05-13 | 2014-03-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structures for substrate |
Family Cites Families (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3483373A (en) | 1966-07-28 | 1969-12-09 | Siemens Ag | Airlock assembly for corpuscular ray devices |
US3562009A (en) | 1967-02-14 | 1971-02-09 | Western Electric Co | Method of providing electrically conductive substrate through-holes |
US3783237A (en) | 1972-11-06 | 1974-01-01 | Reynolds Tobacco Co R | Apparatus for electrically perforating sheet material |
DE2802315A1 (en) | 1978-01-20 | 1979-07-26 | Hauni Werke Koerber & Co Kg | DEVICE FOR PERFORATING LINES OF WRAPPING MATERIAL FOR CIGARETTES OR OTHER ROD-SHAPED SMOKING ARTICLES |
DE2830326A1 (en) | 1978-07-10 | 1980-01-24 | Schmidt Kufeke K P | ARRANGEMENT FOR FINELY PERFORATING FILM-LIKE MATERIAL SHEETS BY MEANS OF HIGH VOLTAGE PULSES |
FR2475064B1 (en) | 1980-01-31 | 1987-06-26 | Inoue Japax Res | METHOD AND APPARATUS FOR SPARK TREATMENT OF AN ELECTRICALLY CONDUCTIVE PART |
DE3111402A1 (en) | 1980-03-25 | 1982-04-29 | Walter Winston Duley | "METHOD AND DEVICE FOR LASER BEAM PROCESSING OF WORKPIECES" |
US4662969A (en) | 1985-01-14 | 1987-05-05 | General Motors Corporation | Microwave method of perforating a polymer film |
US4777338A (en) | 1987-04-08 | 1988-10-11 | Cross James D | Perforation of synthetic plastic films |
DE3742770A1 (en) | 1987-12-17 | 1989-06-29 | Akzo Gmbh | MICRO / ULTRAFILTRATION MEMBRANES WITH DEFINED PORO SIZE BY IRRADIATION WITH PULSE LASERS AND METHOD FOR THE PRODUCTION THEREOF |
US5216207A (en) * | 1991-02-27 | 1993-06-01 | David Sarnoff Research Center, Inc. | Low temperature co-fired multilayer ceramic circuit boards with silver conductors |
FR2677271A1 (en) | 1991-06-04 | 1992-12-11 | Commissariat Energie Atomique | Process for the production of microporous membranes |
US5367143A (en) | 1992-12-30 | 1994-11-22 | International Business Machines Corporation | Apparatus and method for multi-beam drilling |
JP2529811B2 (en) | 1993-07-28 | 1996-09-04 | 栄電子工業株式会社 | Small-diameter hole drilling apparatus and small-diameter hole drilling method using the same |
JP2572201B2 (en) | 1994-03-04 | 1997-01-16 | 栄電子工業株式会社 | Method and apparatus for processing small diameter holes in substrate material |
JP2607346B2 (en) | 1994-03-04 | 1997-05-07 | 栄電子工業株式会社 | Small hole processing method for substrate material |
JP2614697B2 (en) | 1994-03-29 | 1997-05-28 | 栄電子工業株式会社 | Small-diameter hole drilling apparatus and small-diameter hole drilling method using the same |
JP2989271B2 (en) * | 1995-07-12 | 1999-12-13 | ホーヤ株式会社 | Bare chip mounting board, method of manufacturing bare chip mounting board, and method of forming electrodes of bare chip |
WO1997003460A1 (en) | 1995-07-12 | 1997-01-30 | Hoya Corporation | Bare chip mounted board, method of manufacturing the board, and method of forming electrode of bare chip |
CN1161899A (en) | 1996-03-13 | 1997-10-15 | 严跃 | Method for processing microporosities of polymer thin-film |
JPH09255351A (en) * | 1996-03-26 | 1997-09-30 | Nippon Sheet Glass Co Ltd | Method and device for boring glass plate |
JP4004596B2 (en) | 1997-08-05 | 2007-11-07 | 一成 高木 | Plastic film manufacturing method |
US6620731B1 (en) * | 1997-12-18 | 2003-09-16 | Micron Technology, Inc. | Method for fabricating semiconductor components and interconnects with contacts on opposing sides |
JP3844868B2 (en) | 1998-01-12 | 2006-11-15 | 株式会社東芝 | Laser / discharge combined machining method and apparatus |
US7205181B1 (en) * | 1998-03-20 | 2007-04-17 | Mcsp, Llc | Method of forming hermetic wafer scale integrated circuit structure |
AU1687300A (en) * | 1998-12-16 | 2000-07-03 | Seiko Epson Corporation | Semiconductor chip, semiconductor device, circuit board and electronic equipmentand production methods for them |
JP4497147B2 (en) * | 1998-12-16 | 2010-07-07 | セイコーエプソン株式会社 | Semiconductor chip manufacturing method, semiconductor device manufacturing method, circuit board manufacturing method, and electronic device manufacturing method |
JP3792445B2 (en) | 1999-03-30 | 2006-07-05 | 日本特殊陶業株式会社 | Wiring board with capacitor |
WO2001023131A1 (en) | 1999-09-28 | 2001-04-05 | Sumitomo Heavy Industries, Ltd. | Laser drilling method and laser drilling device |
JP3796099B2 (en) * | 2000-05-12 | 2006-07-12 | 新光電気工業株式会社 | INTERPOSER FOR SEMICONDUCTOR DEVICE, ITS MANUFACTURING METHOD, AND SEMICONDUCTOR DEVICE |
JP3797068B2 (en) | 2000-07-10 | 2006-07-12 | セイコーエプソン株式会社 | Laser microfabrication method |
US6399892B1 (en) | 2000-09-19 | 2002-06-04 | International Business Machines Corporation | CTE compensated chip interposer |
US6977224B2 (en) | 2000-12-28 | 2005-12-20 | Intel Corporation | Method of electroless introduction of interconnect structures |
JP4092890B2 (en) * | 2001-05-31 | 2008-05-28 | 株式会社日立製作所 | Multi-chip module |
JP3860000B2 (en) | 2001-09-07 | 2006-12-20 | Necエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
TWI312166B (en) * | 2001-09-28 | 2009-07-11 | Toppan Printing Co Ltd | Multi-layer circuit board, integrated circuit package, and manufacturing method for multi-layer circuit board |
JP2003249606A (en) * | 2002-02-25 | 2003-09-05 | Sony Corp | Semiconductor device and interposer |
JP3999999B2 (en) | 2002-04-19 | 2007-10-31 | 新日本製鐵株式会社 | Laser surface processing equipment |
WO2004063109A1 (en) | 2003-01-10 | 2004-07-29 | Nippon Sheet Glass Company, Limited | Glass for laser processing |
DE10301291B3 (en) | 2003-01-15 | 2004-08-26 | Infineon Technologies Ag | Inserting structures into a substrate used in VLSI technology comprises applying a photo-sensitive layer on an uppermost layer, forming structures on the photo-sensitive layer |
JP2004288839A (en) | 2003-03-20 | 2004-10-14 | Fujikura Ltd | Reactive ion etching device |
JP2004306137A (en) | 2003-03-27 | 2004-11-04 | Kyocera Corp | Through hole forming method |
US6984583B2 (en) * | 2003-09-16 | 2006-01-10 | Micron Technology, Inc. | Stereolithographic method for forming insulative coatings for via holes in semiconductor devices |
EP1681717B1 (en) * | 2003-11-07 | 2017-03-29 | Shinko Electric Industries Co., Ltd. | Electronic device |
WO2005074003A1 (en) * | 2004-01-28 | 2005-08-11 | Kyoto University | Laser analyzing device and method |
US20060060238A1 (en) | 2004-02-05 | 2006-03-23 | Advent Solar, Inc. | Process and fabrication methods for emitter wrap through back contact solar cells |
JP2005228834A (en) * | 2004-02-12 | 2005-08-25 | Ibiden Co Ltd | Electrode embedding member for plasma generator |
EP2324975B1 (en) | 2004-04-01 | 2016-12-21 | PicoDrill SA | Manufacturing and use of microperforated substrates |
US7221050B2 (en) * | 2004-09-02 | 2007-05-22 | Intel Corporation | Substrate having a functionally gradient coefficient of thermal expansion |
CN100556228C (en) * | 2004-12-15 | 2009-10-28 | 揖斐电株式会社 | Printed circuit board (PCB) |
JP3966329B2 (en) * | 2005-01-24 | 2007-08-29 | セイコーエプソン株式会社 | Inkjet head manufacturing method |
JP2006239718A (en) * | 2005-03-01 | 2006-09-14 | Kyoto Univ | Method and apparatus for manufacturing periodically arranged nano pore body |
WO2006132151A1 (en) * | 2005-06-06 | 2006-12-14 | Rohm Co., Ltd. | Interposer and semiconductor device |
TWI379724B (en) * | 2006-02-03 | 2012-12-21 | Gsi Group Corp | Laser-based method and system for removing one or more target link structures |
JP4394667B2 (en) | 2006-08-22 | 2010-01-06 | 日本碍子株式会社 | Manufacturing method of electrostatic chuck with heater |
JP2008066481A (en) | 2006-09-06 | 2008-03-21 | Shinko Electric Ind Co Ltd | Package, semiconductor device, manufacturing method of package and manufacturing method of semiconductor device |
JP5124121B2 (en) * | 2006-10-02 | 2013-01-23 | 株式会社アルバック | Etching method of glass substrate |
WO2008105535A1 (en) | 2007-03-01 | 2008-09-04 | Nec Corporation | Semiconductor device and method for manufacturing the same |
US20100314723A1 (en) | 2007-07-20 | 2010-12-16 | Christian Schmidt | Manufacturing of optical structures by electrothermal focussing |
US20090033337A1 (en) | 2007-08-03 | 2009-02-05 | Pasco Robert W | Temporary chip attach test carrier utilizing an interposer |
WO2009022461A1 (en) * | 2007-08-10 | 2009-02-19 | Sanyo Electric Co., Ltd. | Circuit device, circuit device manufacturing method and portable device |
WO2009041159A1 (en) * | 2007-09-28 | 2009-04-02 | Sanyo Electric Co., Ltd. | Element mounting substrate, method for manufacturing element mounting substrate, circuit device, method for manufacturing circuit device, and portable device |
WO2009059786A1 (en) | 2007-11-09 | 2009-05-14 | Picodrill Sa | Electrothermal focussing for the production of micro-structured substrates |
WO2009110288A1 (en) | 2008-03-04 | 2009-09-11 | 日本電気株式会社 | Capacitor having through electrode, method for manufacturing the capacitor, and semiconductor device |
US7833808B2 (en) | 2008-03-24 | 2010-11-16 | Palo Alto Research Center Incorporated | Methods for forming multiple-layer electrode structures for silicon photovoltaic cells |
CN201257685Y (en) | 2008-06-26 | 2009-06-17 | 高田山 | Plaster ion perforating head |
KR101555379B1 (en) * | 2008-06-30 | 2015-09-23 | 니혼도꾸슈도교 가부시키가이샤 | Electrical Inspection Substrate Unit and Manufacturing Method Therefor |
JPWO2010087483A1 (en) | 2009-02-02 | 2012-08-02 | 旭硝子株式会社 | Glass substrate for semiconductor device member and method for producing glass substrate for semiconductor device member |
DE102010025967B4 (en) | 2010-07-02 | 2015-12-10 | Schott Ag | Method for producing a multiplicity of holes, device for this and glass interposer |
DE102010025968B4 (en) | 2010-07-02 | 2016-06-02 | Schott Ag | Generation of microholes |
DE102010025969A1 (en) * | 2010-07-02 | 2012-01-05 | Schott Ag | Hole generation with multiple electrodes |
WO2012129708A1 (en) | 2011-03-30 | 2012-10-04 | Selfrag Ag | Electrode arrangement for an electrodynamic fragmentation plant |
EP2564999A1 (en) * | 2011-08-31 | 2013-03-06 | Asahi Glass Company, Limited | A method of generating a high quality hole or recess or well in a substrate |
-
2010
- 2010-07-02 DE DE102010025966A patent/DE102010025966B4/en active Active
-
2011
- 2011-07-04 CN CN201180032797.8A patent/CN102971838B/en active Active
- 2011-07-04 WO PCT/EP2011/003300 patent/WO2012000685A2/en active Application Filing
- 2011-07-04 EP EP11730223.2A patent/EP2589072A2/en not_active Withdrawn
- 2011-07-04 KR KR1020167001285A patent/KR101726982B1/en active IP Right Grant
- 2011-07-04 KR KR1020137001035A patent/KR101598260B1/en active IP Right Grant
- 2011-07-04 JP JP2013517092A patent/JP6208010B2/en active Active
- 2011-07-04 US US13/807,386 patent/US20130210245A1/en not_active Abandoned
-
2016
- 2016-07-04 JP JP2016132647A patent/JP6841607B2/en active Active
-
2018
- 2018-12-17 JP JP2018235537A patent/JP2019041133A/en active Pending
-
2019
- 2019-10-11 US US16/600,191 patent/US11744015B2/en active Active
Patent Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5770889A (en) * | 1995-12-29 | 1998-06-23 | Lsi Logic Corporation | Systems having advanced pre-formed planar structures |
US6400172B1 (en) * | 1997-12-18 | 2002-06-04 | Micron Technology, Inc. | Semiconductor components having lasered machined conductive vias |
US20020018001A1 (en) * | 2000-03-15 | 2002-02-14 | Akiyasu Yamamoto | Non-contact communication apparatus and control method for non-contact communication apparatus |
US20050026476A1 (en) * | 2000-06-20 | 2005-02-03 | Sammy Mok | Systems for testing and packaging integrated circuits |
US7545044B2 (en) * | 2003-02-24 | 2009-06-09 | Hamamatsu Photonics K.K. | Semiconductor device and radiation detector employing it |
US20040184219A1 (en) * | 2003-03-19 | 2004-09-23 | Ngk Spark Plug Co., Ltd. | Assembly of semiconductor device, interposer and substrate |
US20060202322A1 (en) * | 2003-09-24 | 2006-09-14 | Ibiden Co., Ltd. | Interposer, and multilayer printed wiring board |
US7738258B2 (en) * | 2004-02-24 | 2010-06-15 | Ibiden Co., Ltd. | Semiconductor mounting board |
US7109068B2 (en) * | 2004-08-31 | 2006-09-19 | Micron Technology, Inc. | Through-substrate interconnect fabrication methods |
US20080073110A1 (en) * | 2006-09-26 | 2008-03-27 | Fujitsu Limited | Interposer and method for manufacturing the same |
US8440916B2 (en) * | 2007-06-28 | 2013-05-14 | Intel Corporation | Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method |
US7763965B2 (en) * | 2007-09-25 | 2010-07-27 | International Business Machines Corporation | Stress relief structures for silicon interposers |
US20090145636A1 (en) * | 2007-12-05 | 2009-06-11 | Shinko Electric Industries Co., Ltd. | Electronic component mounting package |
US8039957B2 (en) * | 2009-03-11 | 2011-10-18 | Raytheon Company | System for improving flip chip performance |
US20100244276A1 (en) * | 2009-03-25 | 2010-09-30 | Lsi Corporation | Three-dimensional electronics package |
US8624374B2 (en) * | 2010-04-02 | 2014-01-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof |
US8674513B2 (en) * | 2010-05-13 | 2014-03-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structures for substrate |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9321680B2 (en) * | 2011-05-31 | 2016-04-26 | Corning Incorporated | High-speed micro-hole fabrication in glass |
US20140116091A1 (en) * | 2011-05-31 | 2014-05-01 | Corning Incorporated | High-speed micro-hole fabrication in glass |
US11345625B2 (en) | 2013-01-15 | 2022-05-31 | Corning Laser Technologies GmbH | Method and device for the laser-based machining of sheet-like substrates |
US11713271B2 (en) | 2013-03-21 | 2023-08-01 | Corning Laser Technologies GmbH | Device and method for cutting out contours from planar substrates by means of laser |
US10610971B2 (en) | 2013-04-04 | 2020-04-07 | Lpkf Laser & Electronics Ag | Method for producing recesses in a substrate |
US11618104B2 (en) | 2013-04-04 | 2023-04-04 | Lpkf Laser & Electronics Se | Method and device for providing through-openings in a substrate and a substrate produced in said manner |
US9764978B2 (en) | 2013-04-04 | 2017-09-19 | Lpkf Laser & Electronics Ag | Method and device for separating a substrate |
US11401194B2 (en) | 2013-04-04 | 2022-08-02 | Lpkf Laser & Electronics Ag | Method and device for separating a substrate |
US11148225B2 (en) * | 2013-12-17 | 2021-10-19 | Corning Incorporated | Method for rapid laser drilling of holes in glass and products made therefrom |
US20190084090A1 (en) * | 2013-12-17 | 2019-03-21 | Corning Incorporated | Method for rapid laser drilling of holes in glass and products made therefrom |
US9517963B2 (en) | 2013-12-17 | 2016-12-13 | Corning Incorporated | Method for rapid laser drilling of holes in glass and products made therefrom |
US11556039B2 (en) | 2013-12-17 | 2023-01-17 | Corning Incorporated | Electrochromic coated glass articles and methods for laser processing the same |
US10144093B2 (en) | 2013-12-17 | 2018-12-04 | Corning Incorporated | Method for rapid laser drilling of holes in glass and products made therefrom |
US10293436B2 (en) | 2013-12-17 | 2019-05-21 | Corning Incorporated | Method for rapid laser drilling of holes in glass and products made therefrom |
US11697178B2 (en) | 2014-07-08 | 2023-07-11 | Corning Incorporated | Methods and apparatuses for laser processing materials |
US11648623B2 (en) | 2014-07-14 | 2023-05-16 | Corning Incorporated | Systems and methods for processing transparent materials using adjustable laser beam focal lines |
US20220223434A1 (en) * | 2014-09-16 | 2022-07-14 | Lpkf Laser & Electronics Ag | Method for making a recess or opening into a planar workpiece using successive etching |
US11610784B2 (en) * | 2014-09-16 | 2023-03-21 | Lpkf Laser & Electronics Se | Method for introducing at least one cutout or aperture into a sheetlike workpiece |
US20170256422A1 (en) * | 2014-09-16 | 2017-09-07 | Lpkf Laser & Electronics Ag | Method for introducing at least one cutout or aperture into a sheetlike workpiece |
US11773004B2 (en) | 2015-03-24 | 2023-10-03 | Corning Incorporated | Laser cutting and processing of display glass compositions |
US11114309B2 (en) | 2016-06-01 | 2021-09-07 | Corning Incorporated | Articles and methods of forming vias in substrates |
US10756003B2 (en) | 2016-06-29 | 2020-08-25 | Corning Incorporated | Inorganic wafer having through-holes attached to semiconductor wafer |
US11774233B2 (en) | 2016-06-29 | 2023-10-03 | Corning Incorporated | Method and system for measuring geometric parameters of through holes |
US11130701B2 (en) | 2016-09-30 | 2021-09-28 | Corning Incorporated | Apparatuses and methods for laser processing transparent workpieces using non-axisymmetric beam spots |
US11542190B2 (en) | 2016-10-24 | 2023-01-03 | Corning Incorporated | Substrate processing station for laser-based machining of sheet-like glass substrates |
US11478880B2 (en) | 2017-03-06 | 2022-10-25 | Lpkf Laser & Electronics Ag | Method for producing at least one recess in a material by means of electromagnetic radiation and subsequent etching process |
US11078112B2 (en) * | 2017-05-25 | 2021-08-03 | Corning Incorporated | Silica-containing substrates with vias having an axially variable sidewall taper and methods for forming the same |
US11062986B2 (en) | 2017-05-25 | 2021-07-13 | Corning Incorporated | Articles having vias with geometry attributes and methods for fabricating the same |
US11554984B2 (en) | 2018-02-22 | 2023-01-17 | Corning Incorporated | Alkali-free borosilicate glasses with low post-HF etch roughness |
US11972993B2 (en) | 2021-05-14 | 2024-04-30 | Corning Incorporated | Silica-containing substrates with vias having an axially variable sidewall taper and methods for forming the same |
Also Published As
Publication number | Publication date |
---|---|
DE102010025966B4 (en) | 2012-03-08 |
WO2012000685A3 (en) | 2012-03-08 |
JP2013531380A (en) | 2013-08-01 |
DE102010025966A1 (en) | 2012-01-05 |
KR101598260B1 (en) | 2016-02-26 |
CN102971838B (en) | 2015-11-25 |
JP2016195270A (en) | 2016-11-17 |
JP2019041133A (en) | 2019-03-14 |
KR20160013259A (en) | 2016-02-03 |
KR20130040224A (en) | 2013-04-23 |
EP2589072A2 (en) | 2013-05-08 |
JP6841607B2 (en) | 2021-03-10 |
WO2012000685A2 (en) | 2012-01-05 |
US20200045817A1 (en) | 2020-02-06 |
CN102971838A (en) | 2013-03-13 |
JP6208010B2 (en) | 2017-10-04 |
US11744015B2 (en) | 2023-08-29 |
KR101726982B1 (en) | 2017-04-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11744015B2 (en) | Interposer and method for producing holes in an interposer | |
US10727048B2 (en) | Method for producing glass substrate with through glass vias and glass substrate | |
US10717670B2 (en) | Glass for laser processing and method for producing perforated glass using same | |
US10070533B2 (en) | Photo-definable glass with integrated electronics and ground plane | |
KR20170118115A (en) | Glass for laser processing and method for manufacturing glass with hole using the same | |
KR20160114710A (en) | Methods and apparatus for providing an interposer for interconnecting semiconductor chips | |
JP2010248011A (en) | Glass film and method for manufacturing the same | |
KR20080050381A (en) | Lead free glass(es), thick film paste(s), and tape composition(s) and low temperature cofired ceramic devices made therefrom | |
WO2020184175A1 (en) | Glass sheet | |
CN107108318A (en) | Glass plate and its manufacture method | |
US20190157218A1 (en) | Interposer and method for producing holes in an interposer | |
WO2021177059A1 (en) | Connected substrate and method for manufacturing element substrate using same | |
KR20230039667A (en) | Electronic device and manufacturing method of electronic device | |
JP2024041707A (en) | Method for manufacturing glass substrate with sealing material layer and airtight package | |
JPH0544190B2 (en) | ||
Flemming et al. | Cost Effective Production of Glass Interposers for 3D ICs Using APEX (TM) Glass Ceramic | |
JP2001093327A (en) | Cu BASED CONDUCTOR COMPOSITION AND GLASS CERAMIC WIRING BOARD AS WELL AS ITS MANUFACTURING METHOD | |
JP2005072450A (en) | Wiring board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SCHOTT AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JACKL, OLIVER;REEL/FRAME:030166/0808 Effective date: 20130205 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |