US20130206820A1 - Solder in cavity interconnection technology - Google Patents
Solder in cavity interconnection technology Download PDFInfo
- Publication number
- US20130206820A1 US20130206820A1 US13/850,581 US201313850581A US2013206820A1 US 20130206820 A1 US20130206820 A1 US 20130206820A1 US 201313850581 A US201313850581 A US 201313850581A US 2013206820 A1 US2013206820 A1 US 2013206820A1
- Authority
- US
- United States
- Prior art keywords
- solder
- forming
- walls
- solder balls
- bumps
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K1/00—Soldering, e.g. brazing, or unsoldering
- B23K1/0008—Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
- B23K1/0018—Brazing of turbine parts
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K1/00—Soldering, e.g. brazing, or unsoldering
- B23K1/20—Preliminary treatment of work or areas to be soldered, e.g. in respect of a galvanic coating
- B23K1/203—Fluxing, i.e. applying flux onto surfaces
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K3/00—Tools, devices, or special appurtenances for soldering, e.g. brazing, or unsoldering, not specially adapted for particular methods
- B23K3/06—Solder feeding devices; Solder melting pans
- B23K3/0607—Solder feeding devices
- B23K3/0623—Solder feeding devices for shaped solder piece feeding, e.g. preforms, bumps, balls, pellets, droplets
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K13/00—Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
- H05K13/04—Mounting of components, e.g. of leadless components
- H05K13/046—Surface mounting
- H05K13/0465—Surface mounting by soldering
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/40—Semiconductor devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/10135—Alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/10145—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1143—Manufacturing methods by blanket deposition of the material of the bump connector in solid form
- H01L2224/11442—Manufacturing methods by blanket deposition of the material of the bump connector in solid form using a powder
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
- H01L2224/11474—Multilayer masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
- H01L2224/1148—Permanent masks, i.e. masks left in the finished device, e.g. passivation layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
- H01L2224/11849—Reflowing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13021—Disposition the bump connector being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/1401—Structure
- H01L2224/1403—Bump connectors having different sizes, e.g. different diameters, heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
- H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
- H01L2224/81139—Guiding structures on the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/38—Effects and problems related to the device integration
- H01L2924/384—Bump effects
- H01L2924/3841—Solder bridging
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/12—All metal or with adjacent metals
- Y10T428/12222—Shaped configuration for melting [e.g., package, etc.]
Definitions
- This relates generally to integrated circuit interconnection technologies.
- solder balls may be used to connect an integrated circuit to a printed circuit board, such as a motherboard.
- the integrated circuit is placed over the motherboard with intervening solder balls.
- the solder is softened and a solder joint is formed between the devices.
- existing devices may be prone to a number of failures, including stress or fatigue related failures between the solder balls and other components, such as de-lamination of low dielectric constant dielectric under the solder joints.
- Other failures include bridging failures, wherein the solder from one connection bridges over to an adjacent connection.
- FIG. 1 is an enlarged, cross-sectional view of one embodiment at an early stage
- FIG. 2 is an enlarged, cross-sectional view at a subsequent stage where a coating has been applied and patterned in accordance with one embodiment
- FIG. 3 is an enlarged, cross-sectional view at a subsequent stage involving solder paste printing in accordance with one embodiment
- FIG. 4 is an enlarged, cross-sectional view at a subsequent stage involving solder reflow in accordance with one embodiment
- FIG. 5 is an enlarged, cross-sectional view at a subsequent stage showing the interconnection between two components in accordance with one embodiment
- FIG. 6 is an enlarged, cross-sectional view of another embodiment
- FIG. 7 is an enlarged, cross-sectional view of still another embodiment
- FIG. 8 is an enlarged depiction of a solder ball and land in accordance with one embodiment
- FIG. 9 is an enlarged, cross-sectional view showing one embodiment for the application of solder paste.
- FIG. 10 is an enlarged, cross-sectional view of one embodiment of an inter-cavity wall.
- FIG. 11 is an enlarged, cross-sectional view of yet another embodiment.
- an interconnection technology may use intervening inter-cavity walls between solder bumps to maintain separation between soldered interconnections. In some cases, these walls can reduce bridging or cracking failures of the solder connections. In addition, in some cases, the reliability of the connections may be improved.
- solder instead of depositing solder balls, solder may be molded in place in cavities on a component to be joined to another component. Then the solder balls may be formed in place within the cavities.
- the inter-cavity walls may supply separation between adjacent solder joints, reducing bridging, and permitting smaller interconnection pitch in some embodiments.
- the intervening walls may be used to strengthen or support the solder joints, particularly in response to lateral loading.
- a substrate 10 may have a plurality of metallic lands or bumps 12 formed thereon.
- the substrate 10 may be any component suitable for joining integrated components, including an integrated circuit wafer, a die, a printed circuit board, or even a packaged integrated circuit.
- the bumps 12 may be formed of copper.
- the bumps 12 may be larger than conventional bumps.
- the larger bumps can be used to reduce stress in the bump to solder ball connection. It is advantageous for the bump to be bigger than the ball, in some cases, but typically a solder ball is larger than its underlying bump.
- a mask layer 14 such as photoresist, may be coated and patterned. As a result of the patterning, cavities 16 are formed over each of the bumps 12 . In addition, an intervening inter-cavity wall 17 is formed between cavities 16 . The walls 17 amount to the residual remainder of the etched mask layer 14 . Note that, in some embodiments, the wall 17 may be T-shaped, having a portion 15 extending between adjacent bumps 12 and a portion extending thereover between adjacent cavities 16 . As a result, a portion 19 of the wall 17 actually overlies an end portion of a bump 12 .
- the structure of FIG. 2 acts as an effective mold for the printing of solder paste 18 .
- the solder paste 18 is deposited within the cavities 16 .
- the solder is solder paste with relatively small sized micro-balls of solder powder in a flux matrix.
- the solder powder has a diameter that is one-seventh or less of the smallest feature size, which is typically the cavity 16 thickness or depth.
- solder is reflowed, causing the printed solder 18 to take on the shape of a curved structure or solder ball with a flattened surface adjacent to the bump 12 . It should also be observed that the volume of the solder ball 20 is smaller than that of the deposited paste 18 . One reason for this is the volatilization of the flux matrix.
- the curved shape of the solder ball 20 is a function of the surface energy or wetting angle of the solder material on the layer 14 .
- the structure 22 may be an integrated circuit chip, an integrated circuit wafer, a substrate, or a printed circuit board, to mention a few examples.
- the structure 22 may have upstanding lands 24 , each sized to fit within a cavity 16 and to engage a solder ball 20 therein.
- the upstanding lands 24 engage and penetrate the solder balls 20 , forming a strong connection.
- the connection is three dimensional.
- the interconnected surface area is greater than that of conventional surface mounts, resulting in a much stronger connection in some embodiments.
- a pressure P in excess of the weight of the substrate 10 is applied to produce this inter-engagement and penetration of the solder ball 20 by the land 24 .
- the wall 17 may be replaced with a two layer wall 17 a, shown in FIG. 6 , made up of the stacked portions 26 and 28 .
- the inner portion 26 may be formed of one material and the outer portion 28 may be formed of a separate material, such that the material 28 may be removed, while leaving the material 26 .
- the material 28 may be removed by etchants that do not substantially affect the material 26 in some embodiments.
- the solder balls 20 a which were formed entirely within the cavities 16 , may protrude out of the reduced cavities defined by only the inner layer 26 .
- the protrusion of the balls 20 a may be advantageous in some embodiments.
- the structure 22 a may have lands 24 a that may be less tall than the lands 24 of FIG. 5 .
- the cavities 16 a and 16 b may be of different sizes.
- the solder balls 20 b and 20 c may be of different sizes. This ball size difference may be advantageous in making electrical and mechanical connections to components that are irregularly shaped.
- the cavities can be sized to create balls having a collective configuration that matches the configuration of another structure.
- gaps G may be maintained between the walls 17 b and 17 c and the intervening solder balls 20 c or 20 b.
- the gap G may be a 20 micron gap between the wall 17 and the solder ball.
- a layer 30 may be deposited to define a keep out zone to confine a solder ball to a particular central region over the bump 12 b or 12 c.
- the layer 30 may be a material that is not readily wetted by the liquid solder.
- the length L 2 of the bump 12 is substantially larger than the length L 1 of the facing surface of the solder ball 20 .
- the solder balls 20 may have a 160 micron dimension L 1 , which is smaller than the bump size L 2 .
- conventional solder balls in such technologies would be larger than the bumps and may be on the order of 130 to 140 microns.
- the bumps and the solder balls are bigger for the same pitch.
- the larger solder bump size results in a more reliable connection in some embodiments.
- the solder ball dimension is at least 75 percent of the pitch.
- the bump size is at least 70 percent of the pitch and the bump is larger than the solder.
- advantageous configurations are possible because of the physical barrier between adjacent connections provided by the wall 17 that restrains and separates the solder.
- one technique for depositing the solder paste 32 in the cavities 16 is to use a squeegee printing using a squeegee S.
- the squeegee printing deposits the solder neatly into the cavity 16 by moving a portion of solder paste 34 across the cavity 16 ahead of the squeegee.
- other techniques may also be used to print or deposit the solder paste into the cavity 16 .
- the wall 17 overlaps, by the distance indicated by “0/L,” the bumps 12 . Having the walls overlap the edge of the bumps keeps the solder size from getting as big as the bump and reduces stress in some embodiments. It may be advantageous, in some embodiments, that the solder does not wet to the edge of the bump for reliability reasons and, particularly, for stress reduction. Thus, in some embodiments, it is also advantageous to use a material to form the layer 14 that adheres to the material used for the bumps 12 , which is typically copper. A larger bump thickness is also better, too, since it spreads the heat from integrated circuits.
- the walls 17 are much taller than the final bump size.
- the walls 17 may be 50 to 100 microns taller than the bump in some cases. This height difference may be achieved with a 200 to 250 micron cavity 16 depth or thickness.
- a dry film may be used to define the cavity.
- the dry film cavity may be wider than the solder balls.
- the solder bumps may be relatively elongate or more oval than circular. In other words, the aspect ratio of the bumps may be much larger than that depicted.
- the bumps may be made by the composite of two different solders.
- the land on the structure 22 may be much smaller than the bump on the substrate 10 .
- the solder may take on a frustroconical shape, instead of the more circular shape depicted, upon bonding. In some cases, underfill may be applied between the frustroconical solder bonds.
- the solder balls may extend beyond the walls and, in other embodiments, they may extend to the wall height and, in still other embodiments, the solder balls may have a height less than the height of the walls.
- the different heights of the solder balls may be accommodated through different heights of the lands on the structure 22 , for example.
- a substrate 10 c may be secured to a structure 22 b, having protrusions 24 b.
- the substrate 10 c may have a wall 17 d formed before the formation of said solder bump 12 d via plating, paste printing or other methods.
- the solder balls 20 d are formed using the same wall 17 d and thus have a diameter that substantially equals the diameter of the solder bumps 12 d.
- the solder bumps 12 d may be either a copper or a solder material with a columnar or spherical shape, for example.
- the embodiment of FIG. 11 may be formed with solder that is a paste printed using the same photoresist used to plate the bumps 12 d.
- a seed layer (not shown) may be stripped after reflow of the solder.
Abstract
An interconnection technology may use molded solder to define solder balls. A mask layer may be patterned to form cavities and solder paste deposited in the cavities. Upon heating, solder balls are formed. The cavity is defined by spaced walls to keep the solder ball from bridging during a bonding process. In some embodiments, the solder bumps connected to the solder balls may have facing surfaces which are larger than the facing surfaces of the solder ball.
Description
- The present application is a divisional of U.S. patent application Ser. No. 12/643,084, filed on Dec. 21, 2009, entitled “SOLDER IN CAVITY INTERCONNECTION TECHNOLOGY”.
- This relates generally to integrated circuit interconnection technologies.
- Integrated circuit interconnection technologies connect two electronic components, both mechanically and electrically. For example, solder balls may be used to connect an integrated circuit to a printed circuit board, such as a motherboard. The integrated circuit is placed over the motherboard with intervening solder balls. Upon the application of heat, in a process called reflow, the solder is softened and a solder joint is formed between the devices.
- While this type of surface mount or C4 connection has been highly successful, there is a continuing desire to increase the density of interconnections that can be formed. The more interconnections per unit of area that can be formed, the smaller the resulting devices can be. Generally, the smaller the devices, the lower their cost and the higher their performance.
- Moreover, existing devices may be prone to a number of failures, including stress or fatigue related failures between the solder balls and other components, such as de-lamination of low dielectric constant dielectric under the solder joints. Other failures include bridging failures, wherein the solder from one connection bridges over to an adjacent connection.
-
FIG. 1 is an enlarged, cross-sectional view of one embodiment at an early stage; -
FIG. 2 is an enlarged, cross-sectional view at a subsequent stage where a coating has been applied and patterned in accordance with one embodiment; -
FIG. 3 is an enlarged, cross-sectional view at a subsequent stage involving solder paste printing in accordance with one embodiment; -
FIG. 4 is an enlarged, cross-sectional view at a subsequent stage involving solder reflow in accordance with one embodiment; -
FIG. 5 is an enlarged, cross-sectional view at a subsequent stage showing the interconnection between two components in accordance with one embodiment; -
FIG. 6 is an enlarged, cross-sectional view of another embodiment; -
FIG. 7 is an enlarged, cross-sectional view of still another embodiment; -
FIG. 8 is an enlarged depiction of a solder ball and land in accordance with one embodiment; -
FIG. 9 is an enlarged, cross-sectional view showing one embodiment for the application of solder paste; -
FIG. 10 is an enlarged, cross-sectional view of one embodiment of an inter-cavity wall; and -
FIG. 11 is an enlarged, cross-sectional view of yet another embodiment. - In accordance with some embodiments, an interconnection technology may use intervening inter-cavity walls between solder bumps to maintain separation between soldered interconnections. In some cases, these walls can reduce bridging or cracking failures of the solder connections. In addition, in some cases, the reliability of the connections may be improved.
- In some embodiments, instead of depositing solder balls, solder may be molded in place in cavities on a component to be joined to another component. Then the solder balls may be formed in place within the cavities. As a result, in some embodiments, the inter-cavity walls may supply separation between adjacent solder joints, reducing bridging, and permitting smaller interconnection pitch in some embodiments. In addition, the intervening walls may be used to strengthen or support the solder joints, particularly in response to lateral loading.
- In accordance with one embodiment, shown in
FIG. 1 , asubstrate 10 may have a plurality of metallic lands orbumps 12 formed thereon. Thesubstrate 10 may be any component suitable for joining integrated components, including an integrated circuit wafer, a die, a printed circuit board, or even a packaged integrated circuit. In some embodiments, thebumps 12 may be formed of copper. - In some cases, the
bumps 12 may be larger than conventional bumps. The larger bumps can be used to reduce stress in the bump to solder ball connection. It is advantageous for the bump to be bigger than the ball, in some cases, but typically a solder ball is larger than its underlying bump. - Stress is coupled through a smaller area, in some embodiments of the present invention, through the bigger bump, reducing stress under the bump in some cases. Thus, it is advantageous, in some embodiments, to make the bump larger than the facing surface of the resulting solder ball.
- Referring to
FIG. 2 , amask layer 14, such as photoresist, may be coated and patterned. As a result of the patterning,cavities 16 are formed over each of thebumps 12. In addition, an interveninginter-cavity wall 17 is formed betweencavities 16. Thewalls 17 amount to the residual remainder of theetched mask layer 14. Note that, in some embodiments, thewall 17 may be T-shaped, having aportion 15 extending betweenadjacent bumps 12 and a portion extending thereover betweenadjacent cavities 16. As a result, aportion 19 of thewall 17 actually overlies an end portion of abump 12. - Then, as shown in
FIG. 3 , the structure ofFIG. 2 , including itscavities 16, acts as an effective mold for the printing ofsolder paste 18. Thesolder paste 18 is deposited within thecavities 16. - In some embodiments, the solder is solder paste with relatively small sized micro-balls of solder powder in a flux matrix. In some embodiments, the solder powder has a diameter that is one-seventh or less of the smallest feature size, which is typically the
cavity 16 thickness or depth. - Then, referring to
FIG. 4 , solder is reflowed, causing the printedsolder 18 to take on the shape of a curved structure or solder ball with a flattened surface adjacent to thebump 12. It should also be observed that the volume of thesolder ball 20 is smaller than that of the depositedpaste 18. One reason for this is the volatilization of the flux matrix. The curved shape of thesolder ball 20 is a function of the surface energy or wetting angle of the solder material on thelayer 14. - Turning to
FIG. 5 , thesubstrate 10, shown inFIG. 4 , may then engage thestructure 22. Thestructure 22 may be an integrated circuit chip, an integrated circuit wafer, a substrate, or a printed circuit board, to mention a few examples. Thestructure 22 may haveupstanding lands 24, each sized to fit within acavity 16 and to engage asolder ball 20 therein. - In some embodiments, the
upstanding lands 24 engage and penetrate thesolder balls 20, forming a strong connection. In effect, the connection is three dimensional. Compared to conventional solder ball connection techniques, the interconnected surface area is greater than that of conventional surface mounts, resulting in a much stronger connection in some embodiments. In some embodiments, a pressure P in excess of the weight of thesubstrate 10 is applied to produce this inter-engagement and penetration of thesolder ball 20 by theland 24. - In accordance with another embodiment, the
wall 17 may be replaced with a twolayer wall 17 a, shown inFIG. 6 , made up of thestacked portions inner portion 26 may be formed of one material and theouter portion 28 may be formed of a separate material, such that thematerial 28 may be removed, while leaving thematerial 26. For example, thematerial 28 may be removed by etchants that do not substantially affect the material 26 in some embodiments. - As a result of removing the
layer 28 if desired, thesolder balls 20 a, which were formed entirely within thecavities 16, may protrude out of the reduced cavities defined by only theinner layer 26. The protrusion of theballs 20 a may be advantageous in some embodiments. In one embodiment, thestructure 22 a may havelands 24 a that may be less tall than thelands 24 ofFIG. 5 . - Referring to
FIG. 7 , in accordance with still another embodiment, thecavities solder balls walls solder balls wall 17 and the solder ball. - In addition, a
layer 30 may be deposited to define a keep out zone to confine a solder ball to a particular central region over thebump layer 30 may be a material that is not readily wetted by the liquid solder. - Referring next to
FIG. 8 , in some embodiments, it is advantageous that the length L2 of thebump 12 is substantially larger than the length L1 of the facing surface of thesolder ball 20. To give more specific examples, it may be advantageous to have a conventional interconnection pitch of 200 microns in some embodiments. But with such a pitch, it is advantageous that the bumps have a much larger size than conventional bumps, for example, on the order of 180 microns, compared to conventional bumps (for a 200 micron pitch) that would conventionally have 100 micron size. At the same time, thesolder balls 20 may have a 160 micron dimension L1, which is smaller than the bump size L2. In contrast, conventional solder balls in such technologies would be larger than the bumps and may be on the order of 130 to 140 microns. - As a result, in some embodiments, the bumps and the solder balls are bigger for the same pitch. The larger solder bump size results in a more reliable connection in some embodiments. In particular, in some embodiments, the solder ball dimension is at least 75 percent of the pitch. In some embodiments, the bump size is at least 70 percent of the pitch and the bump is larger than the solder. In some embodiments, advantageous configurations are possible because of the physical barrier between adjacent connections provided by the
wall 17 that restrains and separates the solder. - Referring to
FIG. 9 , one technique for depositing thesolder paste 32 in thecavities 16 is to use a squeegee printing using a squeegee S. The squeegee printing deposits the solder neatly into thecavity 16 by moving a portion ofsolder paste 34 across thecavity 16 ahead of the squeegee. However, other techniques may also be used to print or deposit the solder paste into thecavity 16. - Referring to
FIG. 10 , in some embodiments, thewall 17 overlaps, by the distance indicated by “0/L,” thebumps 12. Having the walls overlap the edge of the bumps keeps the solder size from getting as big as the bump and reduces stress in some embodiments. It may be advantageous, in some embodiments, that the solder does not wet to the edge of the bump for reliability reasons and, particularly, for stress reduction. Thus, in some embodiments, it is also advantageous to use a material to form thelayer 14 that adheres to the material used for thebumps 12, which is typically copper. A larger bump thickness is also better, too, since it spreads the heat from integrated circuits. - In some embodiments, the
walls 17 are much taller than the final bump size. For example, thewalls 17 may be 50 to 100 microns taller than the bump in some cases. This height difference may be achieved with a 200 to 250micron cavity 16 depth or thickness. - In accordance with some embodiments, instead of using conventional photoresist, a dry film may be used to define the cavity. In some cases, the dry film cavity may be wider than the solder balls.
- In some embodiments, the solder bumps may be relatively elongate or more oval than circular. In other words, the aspect ratio of the bumps may be much larger than that depicted. In addition, the bumps may be made by the composite of two different solders. In some embodiments, the land on the
structure 22 may be much smaller than the bump on thesubstrate 10. As a result, the solder may take on a frustroconical shape, instead of the more circular shape depicted, upon bonding. In some cases, underfill may be applied between the frustroconical solder bonds. - In some embodiments, the solder balls may extend beyond the walls and, in other embodiments, they may extend to the wall height and, in still other embodiments, the solder balls may have a height less than the height of the walls. The different heights of the solder balls may be accommodated through different heights of the lands on the
structure 22, for example. - Referring to
FIG. 11 , in accordance with yet another embodiment, asubstrate 10 c may be secured to astructure 22 b, havingprotrusions 24 b. Thesubstrate 10 c may have awall 17 d formed before the formation of saidsolder bump 12 d via plating, paste printing or other methods. Thesolder balls 20 d are formed using thesame wall 17 d and thus have a diameter that substantially equals the diameter of the solder bumps 12 d. The solder bumps 12 d may be either a copper or a solder material with a columnar or spherical shape, for example. - In some cases, the embodiment of
FIG. 11 may be formed with solder that is a paste printed using the same photoresist used to plate thebumps 12 d. A seed layer (not shown) may be stripped after reflow of the solder. - References throughout this specification to “one embodiment” or “an embodiment” mean that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one implementation encompassed within the present invention. Thus, appearances of the phrase “one embodiment” or “in an embodiment” are not necessarily referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be instituted in other suitable forms other than the particular embodiment illustrated and all such forms may be encompassed within the claims of the present application.
- While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.
Claims (27)
1. An apparatus comprising:
a substrate;
a plurality of solder bumps formed on the substrate;
walls extending from the substrate defining cavities which separate the plurality of solder bumps from one another, wherein the walls are 50 to 100 microns taller than the solder bumps; and
a plurality of solder balls formed on each respective solder bump, wherein at least one solder ball is entirely contained within its respective cavity.
2. The apparatus of claim 1 , wherein the cavities have a depth of about 200 to 250 microns.
3. The apparatus of claim 1 , wherein the walls overlap a portion of each of the plurality solder bumps.
4. The apparatus of claim 1 , wherein at least one of the plurality of solder balls has a facing surface that is less than or equal to a facing surface of the solder bump.
5. The apparatus of claim 1 , wherein said solder balls have a dimension that is at least 75 percent of an interconnection pitch.
6. The apparatus of claim 1 , wherein said solder bumps are at least 70 percent of an interconnection pitch.
7. The apparatus of claim 1 , including at least one cavity having a size differing from at least one other cavity.
8. The apparatus of claim 1 , further comprising at least one solder ball extending beyond its respective cavity.
9. The apparatus of claim 1 , wherein the walls comprise at least two layers.
10. The apparatus of claim 1 , further including a device having at least one protrusion that penetrates at least one cavity to connect with a solder ball therein.
11. A method comprising:
forming a substrate;
forming a plurality of solder bumps on the substrate;
forming walls to extend from the substrate defining cavities which separate the plurality of solder bumps from one another, wherein the walls are 50 to 100 microns taller than the solder bumps; and
forming a plurality of solder balls on each respective solder bumps, wherein at least one solder ball is entirely contained within its respective cavity.
12. The method of claim 11 , wherein defining the cavities comprises defining the cavities to have a depth of about 200 to 250 microns.
13. The method of claim 11 , wherein the forming walls comprises forming walls to overlap a portion of each of the plurality solder bumps.
14. The method of claim 11 , wherein forming the plurality of solder balls further comprises forming at least one of the plurality of solder balls to have a facing surface that is less than or equal to a facing surface of the solder bump.
15. The method of claim 11 , wherein forming the plurality of solder balls comprises forming the plurality of solder balls to have a dimension that is at least 75 percent of an interconnection pitch.
16. The method of claim 11 , wherein forming the plurality of solder bumps comprises forming the plurality of solder bumps to be at least 70 percent of an interconnection pitch.
17. The method of claim 11 , wherein defining the cavities comprises defining cavities of different sizes.
18. The method of claim 11 , further comprising forming at least one of the plurality of solder balls to extend beyond its respective cavity.
19. The method of claim 11 , wherein forming the solder balls comprising molding a solder paste in the cavities.
20. The method of claim 19 , wherein molding the solder paste comprise forming the solder paste comprising a powder having a diameter less than or equal to one-seventh of a depth of the cavity.
21. The method of claim 19 , further comprising reflowing the solder paste to form a solder ball that wets the solder bump.
22. The method of claim 11 including forming a material on said solder bump to limit wetting of solder.
23. The method of claim 11 , wherein forming the walls comprises forming the walls to comprise at least two layers.
24. The method of claim 23 , wherein forming the walls comprise forming a stacked outer and inner layer and removing the outer layer without removing the inner layer.
25. The method of claim 24 , wherein forming the plurality of solder balls includes forming at least one of the plurality of solder balls to be taller than said inner layer.
26. A method comprising:
aligning a first component comprising a substrate having a plurality of solder bumps thereon and walls extending from the substrate defining cavities which separate the plurality of solder bumps from one another, wherein the walls are 50 to 100 microns taller than the solder bumps, and a second component including at least one land to connect to at least one of the plurality of solder balls of the first component;
applying pressure to one of the first component and the second component; and
reflowing the plurality of solder balls to connect at least one of the plurality of solder balls to at least one of the second component lands.
27. The method of claim 26 , further including applying pressure so that the at least one second component land penetrates into at least one of the first component solder balls.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/850,581 US20130206820A1 (en) | 2009-12-21 | 2013-03-26 | Solder in cavity interconnection technology |
US14/269,571 US9848490B2 (en) | 2009-12-21 | 2014-05-05 | Solder in cavity interconnection technology |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/643,084 US8424748B2 (en) | 2009-12-21 | 2009-12-21 | Solder in cavity interconnection technology |
US13/850,581 US20130206820A1 (en) | 2009-12-21 | 2013-03-26 | Solder in cavity interconnection technology |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/643,084 Division US8424748B2 (en) | 2009-12-21 | 2009-12-21 | Solder in cavity interconnection technology |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/269,571 Continuation US9848490B2 (en) | 2009-12-21 | 2014-05-05 | Solder in cavity interconnection technology |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130206820A1 true US20130206820A1 (en) | 2013-08-15 |
Family
ID=44149661
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/643,084 Active 2030-01-21 US8424748B2 (en) | 2009-12-21 | 2009-12-21 | Solder in cavity interconnection technology |
US13/850,581 Abandoned US20130206820A1 (en) | 2009-12-21 | 2013-03-26 | Solder in cavity interconnection technology |
US14/269,571 Active 2030-01-23 US9848490B2 (en) | 2009-12-21 | 2014-05-05 | Solder in cavity interconnection technology |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/643,084 Active 2030-01-21 US8424748B2 (en) | 2009-12-21 | 2009-12-21 | Solder in cavity interconnection technology |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/269,571 Active 2030-01-23 US9848490B2 (en) | 2009-12-21 | 2014-05-05 | Solder in cavity interconnection technology |
Country Status (5)
Country | Link |
---|---|
US (3) | US8424748B2 (en) |
KR (1) | KR20110073314A (en) |
CN (2) | CN106024743A (en) |
SG (1) | SG172531A1 (en) |
TW (2) | TWI623365B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8936967B2 (en) | 2011-03-23 | 2015-01-20 | Intel Corporation | Solder in cavity interconnection structures |
US20150027756A1 (en) * | 2013-07-23 | 2015-01-29 | Kinsus Interconnect Technology Corp. | Circuit board structure for high frequency signals |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8424748B2 (en) | 2009-12-21 | 2013-04-23 | Intel Corporation | Solder in cavity interconnection technology |
CN103943515B (en) * | 2013-01-21 | 2017-03-01 | 国际商业机器公司 | There is the chip-stacked and forming method thereof of electric insulation wall |
CN104425287A (en) * | 2013-08-19 | 2015-03-18 | 讯芯电子科技(中山)有限公司 | Packaging structure and manufacture method |
US20160021153A1 (en) * | 2014-07-16 | 2016-01-21 | Highway Hottie, LLC | System and computer program for social media utilizing navigation |
CN106816417B (en) * | 2017-01-13 | 2019-02-12 | 南京大学 | A kind of high-density packages and its manufacturing method |
CN107564923B (en) * | 2017-10-13 | 2020-03-31 | 京东方科技集团股份有限公司 | Array substrate, preparation method thereof and flexible display device |
US10483221B2 (en) * | 2017-10-30 | 2019-11-19 | Micron Technology, Inc. | 3DI solder cup |
US20190157222A1 (en) * | 2017-11-20 | 2019-05-23 | Nxp Usa, Inc. | Package with isolation structure |
TWI690947B (en) * | 2018-11-30 | 2020-04-11 | 台灣愛司帝科技股份有限公司 | Arranging method and arranging structure of conductive material, and led display thereof |
CN111354705B (en) * | 2020-03-20 | 2022-05-20 | 维沃移动通信(重庆)有限公司 | Circuit board device, preparation method thereof and electronic equipment |
JP2021197519A (en) * | 2020-06-17 | 2021-12-27 | 東北マイクロテック株式会社 | Laminated semiconductor device and mounting component, substrate, and bump connector used for laminated semiconductor device |
US11875988B2 (en) | 2021-04-29 | 2024-01-16 | Nxp Usa, Inc. | Substrate pad and die pillar design modifications to enable extreme fine pitch flip chip (FC) joints |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5586715A (en) * | 1994-08-08 | 1996-12-24 | Hewlett-Packard Company | Method of making solder balls by contained paste deposition |
US6190940B1 (en) * | 1999-01-21 | 2001-02-20 | Lucent Technologies Inc. | Flip chip assembly of semiconductor IC chips |
US20070269973A1 (en) * | 2006-05-19 | 2007-11-22 | Nalla Ravi K | Method of providing solder bumps using reflow in a forming gas atmosphere |
US20080003802A1 (en) * | 2006-06-29 | 2008-01-03 | Mengzhi Pang | Method of providing solder bumps of mixed sizes on a substrate using a sorting mask and bumped substrate formed according to the method |
US7459386B2 (en) * | 2004-11-16 | 2008-12-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming solder bumps of increased height |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5074947A (en) * | 1989-12-18 | 1991-12-24 | Epoxy Technology, Inc. | Flip chip technology using electrically conductive polymers and dielectrics |
US5146674A (en) * | 1991-07-01 | 1992-09-15 | International Business Machines Corporation | Manufacturing process of a high density substrate design |
JP3215424B2 (en) * | 1992-03-24 | 2001-10-09 | ユニシス・コーポレイション | Integrated circuit module with fine self-alignment characteristics |
US5313021A (en) * | 1992-09-18 | 1994-05-17 | Aptix Corporation | Circuit board for high pin count surface mount pin grid arrays |
JP2800691B2 (en) | 1994-07-07 | 1998-09-21 | 株式会社デンソー | Circuit board connection structure |
CA2135508C (en) * | 1994-11-09 | 1998-11-03 | Robert J. Lyn | Method for forming solder balls on a semiconductor substrate |
US5889326A (en) * | 1996-02-27 | 1999-03-30 | Nec Corporation | Structure for bonding semiconductor device to substrate |
US5796590A (en) * | 1996-11-05 | 1998-08-18 | Micron Electronics, Inc. | Assembly aid for mounting packaged integrated circuit devices to printed circuit boards |
US5929521A (en) * | 1997-03-26 | 1999-07-27 | Micron Technology, Inc. | Projected contact structure for bumped semiconductor device and resulting articles and assemblies |
JP2907188B2 (en) * | 1997-05-30 | 1999-06-21 | 日本電気株式会社 | Semiconductor device, method of mounting semiconductor device, and method of manufacturing semiconductor device |
US5977632A (en) * | 1998-02-02 | 1999-11-02 | Motorola, Inc. | Flip chip bump structure and method of making |
US6268114B1 (en) * | 1998-09-18 | 2001-07-31 | Taiwan Semiconductor Manufacturing Company, Ltd | Method for forming fine-pitched solder bumps |
TW460991B (en) * | 1999-02-04 | 2001-10-21 | United Microelectronics Corp | Structure of plug that connects the bonding pad |
US20020180029A1 (en) * | 2001-04-25 | 2002-12-05 | Hideki Higashitani | Semiconductor device with intermediate connector |
US20030009878A1 (en) * | 2001-07-12 | 2003-01-16 | John Gregory | Method for attaching an electronic component to a substrate |
US6622907B2 (en) * | 2002-02-19 | 2003-09-23 | International Business Machines Corporation | Sacrificial seed layer process for forming C4 solder bumps |
US6583517B1 (en) * | 2002-04-09 | 2003-06-24 | International Business Machines Corporation | Method and structure for joining two substrates with a low melt solder joint |
US6921860B2 (en) * | 2003-03-18 | 2005-07-26 | Micron Technology, Inc. | Microelectronic component assemblies having exposed contacts |
JP4094982B2 (en) * | 2003-04-15 | 2008-06-04 | ハリマ化成株式会社 | Solder deposition method and solder bump formation method |
JP4389471B2 (en) * | 2003-05-19 | 2009-12-24 | パナソニック株式会社 | Electronic circuit connection structure and connection method |
TWI241001B (en) * | 2004-03-26 | 2005-10-01 | Advanced Semiconductor Eng | Method of improving adhesive characteristic between photoresist layer and substrate, and bumping process |
JP5017930B2 (en) * | 2006-06-01 | 2012-09-05 | 富士通株式会社 | Semiconductor device, method for manufacturing solder bump connecting substrate, and method for manufacturing semiconductor device |
US7652374B2 (en) * | 2006-07-31 | 2010-01-26 | Chi Wah Kok | Substrate and process for semiconductor flip chip package |
US20080157353A1 (en) * | 2006-12-29 | 2008-07-03 | Texas Instruments Incorporated | Control of Standoff Height Between Packages with a Solder-Embedded Tape |
US20090127703A1 (en) * | 2007-11-20 | 2009-05-21 | Fujitsu Limited | Method and System for Providing a Low-Profile Semiconductor Assembly |
US7749887B2 (en) * | 2007-12-18 | 2010-07-06 | Micron Technology, Inc. | Methods of fluxless micro-piercing of solder balls, and resulting devices |
JP5076922B2 (en) * | 2008-01-25 | 2012-11-21 | 株式会社日立プラントテクノロジー | Solder ball printing device |
US20090218688A1 (en) * | 2008-02-28 | 2009-09-03 | International Business Machines Corporation | Optimized passivation slope for solder connections |
US7780063B2 (en) * | 2008-05-15 | 2010-08-24 | International Business Machines Corporation | Techniques for arranging solder balls and forming bumps |
TWI473553B (en) * | 2008-07-03 | 2015-02-11 | Advanced Semiconductor Eng | Chip package structure |
US8424748B2 (en) | 2009-12-21 | 2013-04-23 | Intel Corporation | Solder in cavity interconnection technology |
US8936967B2 (en) | 2011-03-23 | 2015-01-20 | Intel Corporation | Solder in cavity interconnection structures |
-
2009
- 2009-12-21 US US12/643,084 patent/US8424748B2/en active Active
-
2010
- 2010-10-29 SG SG2010080067A patent/SG172531A1/en unknown
- 2010-11-03 TW TW105117034A patent/TWI623365B/en active
- 2010-11-03 TW TW099137763A patent/TWI546145B/en active
- 2010-12-20 KR KR1020100130907A patent/KR20110073314A/en not_active Application Discontinuation
- 2010-12-21 CN CN201610354839.4A patent/CN106024743A/en active Pending
- 2010-12-21 CN CN2010106210128A patent/CN102136453A/en active Pending
-
2013
- 2013-03-26 US US13/850,581 patent/US20130206820A1/en not_active Abandoned
-
2014
- 2014-05-05 US US14/269,571 patent/US9848490B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5586715A (en) * | 1994-08-08 | 1996-12-24 | Hewlett-Packard Company | Method of making solder balls by contained paste deposition |
US6190940B1 (en) * | 1999-01-21 | 2001-02-20 | Lucent Technologies Inc. | Flip chip assembly of semiconductor IC chips |
US7459386B2 (en) * | 2004-11-16 | 2008-12-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming solder bumps of increased height |
US20070269973A1 (en) * | 2006-05-19 | 2007-11-22 | Nalla Ravi K | Method of providing solder bumps using reflow in a forming gas atmosphere |
US20080003802A1 (en) * | 2006-06-29 | 2008-01-03 | Mengzhi Pang | Method of providing solder bumps of mixed sizes on a substrate using a sorting mask and bumped substrate formed according to the method |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8936967B2 (en) | 2011-03-23 | 2015-01-20 | Intel Corporation | Solder in cavity interconnection structures |
US9006890B2 (en) | 2011-03-23 | 2015-04-14 | Intel Corporation | Solder in cavity interconnection structures |
US9530747B2 (en) | 2011-03-23 | 2016-12-27 | Intel Corporation | Solder in cavity interconnection structures |
US10468367B2 (en) | 2011-03-23 | 2019-11-05 | Intel Corporation | Solder in cavity interconnection structures |
US20150027756A1 (en) * | 2013-07-23 | 2015-01-29 | Kinsus Interconnect Technology Corp. | Circuit board structure for high frequency signals |
Also Published As
Publication number | Publication date |
---|---|
CN106024743A (en) | 2016-10-12 |
SG172531A1 (en) | 2011-07-28 |
US20140240943A1 (en) | 2014-08-28 |
CN102136453A (en) | 2011-07-27 |
TW201134588A (en) | 2011-10-16 |
TW201716166A (en) | 2017-05-16 |
TWI546145B (en) | 2016-08-21 |
US9848490B2 (en) | 2017-12-19 |
US20110147440A1 (en) | 2011-06-23 |
TWI623365B (en) | 2018-05-11 |
KR20110073314A (en) | 2011-06-29 |
US8424748B2 (en) | 2013-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8424748B2 (en) | Solder in cavity interconnection technology | |
US6998290B2 (en) | Economical high density chip carrier | |
US8119516B2 (en) | Bump structure formed from using removable mandrel | |
US6297553B1 (en) | Semiconductor device and process for producing the same | |
TWI630694B (en) | Solder in cavity interconnection structures | |
TWI495026B (en) | Package substrate, package structure and methods for manufacturing same | |
JP2010537403A (en) | Interconnecting elements having posts formed by plating | |
JP7064349B2 (en) | Wiring board and its manufacturing method | |
US9711476B2 (en) | Wiring board and electronic component device | |
US8209860B2 (en) | Method of manufacturing printed circuit board having metal bump | |
CN107146781A (en) | It is a kind of to have core plate structure and its manufacture method for the two-sided of BOT encapsulation | |
US20200020603A1 (en) | Package and printed circuit board attachment | |
KR101355732B1 (en) | Wiring substrate manufacturing method | |
CN107104091B (en) | A kind of half is embedded to circuit substrate structure and its manufacturing method | |
US10912194B2 (en) | Printed circuit board | |
JP6715618B2 (en) | Printed wiring board | |
KR102310979B1 (en) | Circuit board with constrained solder interconnect pads and manufacturing method thereof | |
JP2000315706A (en) | Manufacture of circuit substrate and circuit substrate | |
JP4097310B2 (en) | Multilayer circuit board manufacturing method | |
KR100746365B1 (en) | Method for Manufacturing substrate used to mount flip chip | |
JP2002050867A (en) | Built-up circuit board and its manufacturing method | |
JP2004087922A (en) | Substrate for semiconductor packages, and its manufacturing method | |
US20110147923A1 (en) | Surface Mounting Integrated Circuit Components |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |