US20130187197A1 - High electron mobility transistor and manufacturing method thereof - Google Patents

High electron mobility transistor and manufacturing method thereof Download PDF

Info

Publication number
US20130187197A1
US20130187197A1 US13/651,638 US201213651638A US2013187197A1 US 20130187197 A1 US20130187197 A1 US 20130187197A1 US 201213651638 A US201213651638 A US 201213651638A US 2013187197 A1 US2013187197 A1 US 2013187197A1
Authority
US
United States
Prior art keywords
insulating film
substrate
opening
forming
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/651,638
Inventor
Jong-won Lim
Ho Kyun Ahn
Young Rak PARK
Dong Min Kang
Woo Jin Chang
Seong-Il Kim
Sung Bum Bae
Sang-Heung Lee
Hyung Sup Yoon
Chull Won JU
Jae Kyoung Mun
Eun Soo Nam
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Electronics and Telecommunications Research Institute ETRI
Original Assignee
Electronics and Telecommunications Research Institute ETRI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Electronics and Telecommunications Research Institute ETRI filed Critical Electronics and Telecommunications Research Institute ETRI
Assigned to ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE reassignment ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JU, CHULL WON, MUN, JAE KYOUNG, NAM, EUN SOO, PARK, YOUNG RAK, YOON, HYUNG SUP, AHN, HO KYUN, CHANG, WOO JIN, KANG, DONG MIN, KIM, SEONG-IL, BAE, SUNG BUM, LEE, SANG-HEUNG, LIM, JONG-WON
Publication of US20130187197A1 publication Critical patent/US20130187197A1/en
Priority to US14/555,182 priority Critical patent/US9209266B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66431Unipolar field-effect transistors with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28255Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor belonging to Group IV and not being elemental silicon, e.g. Ge, SiGe, SiGeC
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31144Etching the insulating layers by chemical or physical means using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/1608Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/42376Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66053Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
    • H01L29/66068Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET

Definitions

  • the present disclosure relates to a method of manufacturing a semiconductor device. More particularly, the present disclosure relates to a high electron mobility transistor having a T-gate electrode structure using an insulating film of a hetero-junction semiconductor device, and a manufacturing method of the same.
  • HEMT high electron mobility transistor
  • one or more layers included within the device have very different lattice constants from those of other materials within the device. Due to such a lattice mismatch, the structure of a material forming a channel layer is deformed. In the HEMT, stress distortion caused by such a lattice mismatch improves electron mobility in the channel layer, thereby improving the operation speed of the device.
  • the HEMT has a difficulty in substrate growth, but has an increase in the density of charges transferred to the channel layer, and a high electron mobility. In other words, the HEMT has a higher power and an improved noise characteristic. Accordingly, the HEMT can be operated in a high frequency. Further, the HEMT is more excellent in an electron speed characteristic than an electronic device using silicon, and thus is widely applied to microwave or millimeter wave band devices. Especially, since the HEMT has advantages such as a low super-high frequency noise characteristic, the HEMT is an important device used to develop millimeter-wave band circuits and components with high-performance for wireless communications.
  • a gate length has to be decreased to achieve a high modulation operation, and further, it is required to improve a noise characteristic by reducing a gate resistance.
  • a T-gate or mushroom-gate having a wide cross-sectional area is essentially used.
  • the T-gate or mushroom-gate is generally formed through an electron beam lithography method or a photolithography method.
  • the electron beam lithography method since in the photolithography method, the resolution was insufficient to form a fine line width of a gate electrode, the electron beam lithography method has been conventionally used to form a T-gate electrode.
  • the electron beam lithography method In the electron beam lithography method, a double-layered or triple-layered photosensitive film is generally used.
  • FIG. 1 is a cross-sectional view illustrating the configuration of a transistor having a conventional a T-gate electrode structure.
  • a source electrode 109 a and a drain electrode 109 b are in ohmic contact with each other, and an insulating film 111 and a gate electrode 113 are formed.
  • the width of a gate length may be increased due to wet etching, and a high frequency characteristic may be deteriorated due to an increase of gate-source and gate-drain capacitance.
  • the transistor having the conventional T-gate electrode structure since wet etching is performed by using an etch stopping layer 105 , it is required to accurately adjust an etching rate. Since an undercut may be formed due to an etching characteristic in which the wet-etching is performed in lateral directions not only in a depth direction, source resistance may increase and a gate length may be changed. This may have an influence on the improvement in performance of a device.
  • the present disclosure has been made in an effort to solve the above described problems, and provides a high electron mobility transistor for improving the stability of a gate electrode, and protecting an active area.
  • Another object of the present disclosure is to provide a high electron mobility transistor for reducing a parasitic capacitance.
  • a further object of the present disclosure is to provide a high electron mobility transistor for reducing a gate resistance.
  • a still further object of the present disclosure is to provide a method of manufacturing a high electron mobility transistor, wherein in the high electron mobility transistor, a fine line width of a gate is maintained, a source resistance is reduced, and a gate-source capacitance and a gate-drain capacitance are reduced so as to improve a high frequency characteristic.
  • An exemplary embodiment of the present disclosure provides a high electron mobility transistor including: a substrate; a source electrode and a drain electrode formed on the substrate; a insulating film formed between the source electrode and the drain electrode, which has an opening therein; and a T-gate electrode formed on a top of the insulating film.
  • Another exemplary embodiment of the present disclosure provides a method of manufacturing a high electron mobility transistor, the method including: forming a source electrode and a drain electrode on a substrate; forming a first insulating film having a first opening on an entire surface of the substrate, the first opening exposing a part of the substrate; forming a second insulating film having a second opening within the first opening, the second opening exposing a part of the substrate; forming a third insulating film having a third opening within the second opening, the third opening exposing a part of the substrate; etching a part of the first insulating film, the second insulating film and the third insulating film so as to expose the source electrode and the drain electrode; and forming a T-gate electrode on a support structure including the first insulating film, the second insulating film and the third insulating film.
  • the inventive high electron mobility transistor including an insulating film with a line width has an effect in improving the stability of a T-gate electrode.
  • the high electron mobility transistor has a structure wherein the insulating film remains under a head portion of the T-gate electrode, it is possible to improve the output characteristic of a drain electrode.
  • a dry etching method is used for etching a gate recess.
  • FIG. 1 is a cross-sectional view illustrating the configuration of a transistor having a conventional T-gate electrode structure.
  • FIG. 2 is a cross-sectional view illustrating the configuration of a high electron mobility transistor according to one embodiment of the present disclosure.
  • FIGS. 3A to 3P show a process flow of a method of manufacturing the high electron mobility transistor according to one embodiment of the present disclosure.
  • FIG. 2 is a cross-sectional view illustrating the configuration of a high electron mobility transistor according to one embodiment of the present disclosure.
  • the inventive high electron mobility transistor includes a substrate 201 , a source electrode 202 a, a drain electrode 202 b, insulating films 203 , 206 , and 208 and a T-gate electrode 213 .
  • the substrate 201 may be a highly resistant silicon substrate, a silicon carbide (SiC) substrate, a sapphire substrate or the like having an epitaxially grown layer.
  • SiC silicon carbide
  • the source electrode 202 a is formed on one side of the top of the substrate 201
  • the drain electrode 202 b is formed on the other side of the top of the substrate 201 .
  • the source electrode 202 a and the drain electrode 202 b may be made of a conductive metal such as Ti/Al/Ni/Au.
  • the insulating films 203 , 206 , and 208 are formed between the source electrode 202 a and the drain electrode 202 b, and have an opening 209 with a fine line width of 0.1 to 0.3 ⁇ m.
  • the insulating films 203 , 206 , and 208 may include a silicon nitride film or a silicon oxide film.
  • the T-gate electrode 213 is formed on the top of the insulating films 203 , 206 , and 208 . Specifically, the head portion of the T-gate electrode 213 is supported by the insulating films 203 , 206 , and 208 , and the body portion of the T-gate electrode 213 formed in the opening 209 of the insulating films 203 , 206 , and 208 .
  • FIGS. 3A to 3P show a process flow of a method of manufacturing the high electron mobility transistor according to one embodiment of the present disclosure.
  • the substrate 201 is an insulating substrate, which may be a highly resistant silicon substrate, a silicon carbide(SiC) substrate, a sapphire substrate or the like, having an epitaxially grown layer.
  • the source electrode 202 a and the drain electrode 202 b may be made of an alloy of conductive metals (e.g., Ti/Al/Ni/Au, etc.) through a rapid thermal processing method.
  • an alloy of conductive metals e.g., Ti/Al/Ni/Au, etc.
  • a first insulating film 203 is formed on the entire surface of the substrate 201 .
  • the first insulating film 203 may be deposited through a plasma enhanced chemical vapor deposition (PECVD) method or a sputtering method.
  • PECVD plasma enhanced chemical vapor deposition
  • the first insulating film 203 may be realized in a silicon nitride film or a silicon oxide film.
  • the insulating film 203 is preferably formed with a thickness of about 1500 to 2000 in order to support the T-gate electrode 213 (to be described later) and at the same time to protect the active area of a device.
  • a photosensitive film (polymethyl methacrylate: PMMA) 204 of a single layer is coated on the insulating film 203 .
  • the photosensitive film 204 is subjected to a baking process at 190° C. for 2 minutes. At this time, the photosensitive film 204 has a thickness of about 2500 to 3500 ⁇ .
  • the photosensitive film 204 is subjected to an exposure process with a line width of 0.5 to 0.7 ⁇ m by using a mask pattern, and subjected to a developing process so that the first insulating film 203 can be exposed through the first opening 205 with a line width of 0.5 to 0.7 ⁇ m.
  • a plasma ashing process is performed so that the photosensitive film 204 cannot remain.
  • the exposed first insulating film 203 is anisotropically etched so as to expose the substrate 201 . Accordingly, the substrate 201 is exposed through the first opening 205 with a line width of 0.5 to 0.7 ⁇ m.
  • the first insulating film 203 is preferably over-etched so as to not remain on the substrate 201 .
  • a second insulating film 206 is formed with a thickness of 1000 ⁇ through a plasma enhanced chemical vapor deposition (PECVD) method or a sputtering method. Accordingly, naturally, on the second insulating film 206 , a second opening 207 with a line width of 0.3 to 0.5 ⁇ m is formed.
  • the second insulating film 206 may be realized in a silicon nitride film or a silicon oxide film.
  • the exposed second insulating film 206 is anisotropically etched.
  • the exposed second insulating film 206 is continuously anisotropically etched so as to expose the substrate 201 . Accordingly, the substrate 201 is exposed through the second opening 207 with a line width of 0.3 to 0.5 on.
  • RIE reactive ion etching
  • the photosensitive film 204 and the second insulating film 206 formed on the top of the photosensitive film 204 are removed.
  • a third insulating film 208 is formed with a thickness of 1000 ⁇ through a plasma enhanced chemical vapor deposition (PECVD) method or a sputtering method. Accordingly, naturally, on the third insulating film 208 , a third opening 209 with a fine line width of 0.1 to 0.3 ⁇ m is formed.
  • the third insulating film 208 may be realized in a silicon nitride film or a silicon oxide film.
  • the exposed third insulating film 208 is anisotropically etched.
  • the exposed third insulating film 208 is continuously anisotropically etched so as to expose the substrate 201 . Accordingly, the substrate 201 is exposed through the third opening 209 with a fine line width of 0.1 to 0.3 ⁇ m.
  • RIE reactive ion etching
  • the exposed first insulating film 203 , the exposed second insulating film 206 and the exposed third insulating film 208 are anisotropically etched so as to expose the source electrode 202 a and the drain electrode 202 b.
  • a photosensitive film 210 of a single layer is coated on the entire surface of the substrate 201 .
  • the photosensitive film 210 is subjected to a baking process, and subjected to an exposure process with a line width of 1.0 to 1.2 ⁇ m by using a mask pattern.
  • the exposure light source UV (I-line, 365 nm) is used.
  • the photosensitive film 210 is recess-etched so as to form a fourth opening 211 with a line width of 1.0 to 1.2 ⁇ m.
  • gas BCl 3 /Cl 2 is used as gas.
  • the current between the source electrode 202 a and the drain electrode 202 b is adjusted while the photosensitive film 210 is selectively recess-etched.
  • a gate electrode metal 212 including Ni/Au, is deposited through electron beam vacuum deposition.
  • the total thickness of the gate electrode metal 212 ranges from 2500 to 3000 ⁇ .
  • the photosensitive film 210 and the gate electrode metal 212 formed on the top of the photosensitive film 210 are removed. Then, the T-gate electrode 213 is formed, thereby providing a high electron mobility transistor.
  • the insulating film remaining on the substrate 201 can be also removed.

Abstract

Disclosed is a manufacturing method of a high electron mobility transistor. The method includes: forming a source electrode and a drain electrode on a substrate; forming a first insulating film having a first opening on an entire surface of the substrate, the first opening exposing a part of the substrate; forming a second insulating film having a second opening within the first opening, the second opening exposing a part of the substrate; forming a third insulating film having a third opening within the second opening, the third opening exposing a part of the substrate; etching a part of the first insulating film, the second insulating film and the third insulating film so as to expose the source electrode and the drain electrode; and forming a T-gate electrode on a support structure including the first insulating film, the second insulating film and the third insulating film.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is based on and claims priority from Korean Patent Application No. 10-2012-0006224, filed on Jan. 19, 2012, with the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
  • TECHNICAL FIELD
  • The present disclosure relates to a method of manufacturing a semiconductor device. More particularly, the present disclosure relates to a high electron mobility transistor having a T-gate electrode structure using an insulating film of a hetero-junction semiconductor device, and a manufacturing method of the same.
  • BACKGROUND
  • In general, in a high electron mobility transistor (HEMT), that is, a compound semiconductor device, one or more layers included within the device have very different lattice constants from those of other materials within the device. Due to such a lattice mismatch, the structure of a material forming a channel layer is deformed. In the HEMT, stress distortion caused by such a lattice mismatch improves electron mobility in the channel layer, thereby improving the operation speed of the device.
  • The HEMT has a difficulty in substrate growth, but has an increase in the density of charges transferred to the channel layer, and a high electron mobility. In other words, the HEMT has a higher power and an improved noise characteristic. Accordingly, the HEMT can be operated in a high frequency. Further, the HEMT is more excellent in an electron speed characteristic than an electronic device using silicon, and thus is widely applied to microwave or millimeter wave band devices. Especially, since the HEMT has advantages such as a low super-high frequency noise characteristic, the HEMT is an important device used to develop millimeter-wave band circuits and components with high-performance for wireless communications.
  • Meanwhile, in a high-speed device, a gate length has to be decreased to achieve a high modulation operation, and further, it is required to improve a noise characteristic by reducing a gate resistance. Thus, a T-gate or mushroom-gate having a wide cross-sectional area is essentially used.
  • The T-gate or mushroom-gate is generally formed through an electron beam lithography method or a photolithography method. However, since in the photolithography method, the resolution was insufficient to form a fine line width of a gate electrode, the electron beam lithography method has been conventionally used to form a T-gate electrode. In the electron beam lithography method, a double-layered or triple-layered photosensitive film is generally used.
  • FIG. 1 is a cross-sectional view illustrating the configuration of a transistor having a conventional a T-gate electrode structure.
  • As shown in FIG. 1, on a substrate 103, a source electrode 109 a and a drain electrode 109 b are in ohmic contact with each other, and an insulating film 111 and a gate electrode 113 are formed.
  • However, in the transistor having a conventional T-gate electrode structure, the width of a gate length may be increased due to wet etching, and a high frequency characteristic may be deteriorated due to an increase of gate-source and gate-drain capacitance.
  • Further, in the transistor having the conventional T-gate electrode structure, since wet etching is performed by using an etch stopping layer 105, it is required to accurately adjust an etching rate. Since an undercut may be formed due to an etching characteristic in which the wet-etching is performed in lateral directions not only in a depth direction, source resistance may increase and a gate length may be changed. This may have an influence on the improvement in performance of a device.
  • SUMMARY
  • The present disclosure has been made in an effort to solve the above described problems, and provides a high electron mobility transistor for improving the stability of a gate electrode, and protecting an active area.
  • Another object of the present disclosure is to provide a high electron mobility transistor for reducing a parasitic capacitance.
  • A further object of the present disclosure is to provide a high electron mobility transistor for reducing a gate resistance.
  • A still further object of the present disclosure is to provide a method of manufacturing a high electron mobility transistor, wherein in the high electron mobility transistor, a fine line width of a gate is maintained, a source resistance is reduced, and a gate-source capacitance and a gate-drain capacitance are reduced so as to improve a high frequency characteristic.
  • An exemplary embodiment of the present disclosure provides a high electron mobility transistor including: a substrate; a source electrode and a drain electrode formed on the substrate; a insulating film formed between the source electrode and the drain electrode, which has an opening therein; and a T-gate electrode formed on a top of the insulating film.
  • Another exemplary embodiment of the present disclosure provides a method of manufacturing a high electron mobility transistor, the method including: forming a source electrode and a drain electrode on a substrate; forming a first insulating film having a first opening on an entire surface of the substrate, the first opening exposing a part of the substrate; forming a second insulating film having a second opening within the first opening, the second opening exposing a part of the substrate; forming a third insulating film having a third opening within the second opening, the third opening exposing a part of the substrate; etching a part of the first insulating film, the second insulating film and the third insulating film so as to expose the source electrode and the drain electrode; and forming a T-gate electrode on a support structure including the first insulating film, the second insulating film and the third insulating film.
  • As described above, the inventive high electron mobility transistor including an insulating film with a line width has an effect in improving the stability of a T-gate electrode.
  • Also, since the high electron mobility transistor has a structure wherein the insulating film remains under a head portion of the T-gate electrode, it is possible to improve the output characteristic of a drain electrode.
  • Also, in the method of manufacturing the high electron mobility transistor, a dry etching method is used for etching a gate recess. Thus, it is possible to maintain the fine line width of the T-gate electrode, to reduce the gate-source capacitance and the gate-drain capacitance, and to improve a cut-off frequency and a high frequency characteristic due to reduction of a gate length.
  • Also, in the method of manufacturing the high electron mobility transistor, a double-layered or triple-layered electron beam resist is not used. Thus, it is possible to reduce a time and a cost for the manufacturing process
  • The foregoing summary is illustrative only and is not intended to be in any way limiting. In addition to the illustrative aspects, embodiments, and features described above, further aspects, embodiments, and features will become apparent by reference to the drawings and the following detailed description.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-sectional view illustrating the configuration of a transistor having a conventional T-gate electrode structure.
  • FIG. 2 is a cross-sectional view illustrating the configuration of a high electron mobility transistor according to one embodiment of the present disclosure.
  • FIGS. 3A to 3P show a process flow of a method of manufacturing the high electron mobility transistor according to one embodiment of the present disclosure.
  • DETAILED DESCRIPTION
  • In the following detailed description, reference is made to the accompanying drawings, which form a part hereof. The illustrative embodiments described in the detailed description, drawings, and claims are not meant to be limiting. Other embodiments may be utilized, and other changes may be made, without departing from the spirit or scope of the subject matter presented here.
  • Hereinafter, exemplary embodiments of the present disclosure will be described in detail with reference to the accompanying drawings. In a description of the present disclosure, a detailed description of related known configurations and functions will be omitted when it may make the essence of the present disclosure obscure.
  • FIG. 2 is a cross-sectional view illustrating the configuration of a high electron mobility transistor according to one embodiment of the present disclosure.
  • Referring to FIG. 2, the inventive high electron mobility transistor includes a substrate 201, a source electrode 202 a, a drain electrode 202 b, insulating films 203, 206, and 208 and a T-gate electrode 213.
  • The substrate 201 may be a highly resistant silicon substrate, a silicon carbide (SiC) substrate, a sapphire substrate or the like having an epitaxially grown layer.
  • The source electrode 202 a is formed on one side of the top of the substrate 201, and the drain electrode 202 b is formed on the other side of the top of the substrate 201. Herein, the source electrode 202 a and the drain electrode 202 b may be made of a conductive metal such as Ti/Al/Ni/Au.
  • The insulating films 203, 206, and 208 are formed between the source electrode 202 a and the drain electrode 202 b, and have an opening 209 with a fine line width of 0.1 to 0.3 μm. Herein, the insulating films 203, 206, and 208 may include a silicon nitride film or a silicon oxide film.
  • The T-gate electrode 213 is formed on the top of the insulating films 203, 206, and 208. Specifically, the head portion of the T-gate electrode 213 is supported by the insulating films 203, 206, and 208, and the body portion of the T-gate electrode 213 formed in the opening 209 of the insulating films 203, 206, and 208.
  • FIGS. 3A to 3P show a process flow of a method of manufacturing the high electron mobility transistor according to one embodiment of the present disclosure.
  • Referring to FIG. 3A, on the substrate 201, the source electrode 202 a and the drain electrode 202 b are formed. Herein, the substrate 201 is an insulating substrate, which may be a highly resistant silicon substrate, a silicon carbide(SiC) substrate, a sapphire substrate or the like, having an epitaxially grown layer.
  • Also, the source electrode 202 a and the drain electrode 202 b may be made of an alloy of conductive metals (e.g., Ti/Al/Ni/Au, etc.) through a rapid thermal processing method.
  • Referring to FIG. 3B, after the source electrode 202 a and the drain electrode 202 b are formed, a first insulating film 203 is formed on the entire surface of the substrate 201. Herein, the first insulating film 203 may be deposited through a plasma enhanced chemical vapor deposition (PECVD) method or a sputtering method. Herein, the first insulating film 203 may be realized in a silicon nitride film or a silicon oxide film. Also, the insulating film 203 is preferably formed with a thickness of about 1500 to 2000 in order to support the T-gate electrode 213 (to be described later) and at the same time to protect the active area of a device.
  • Referring to FIG. 3C, on the insulating film 203, a photosensitive film (polymethyl methacrylate: PMMA) 204 of a single layer is coated. Herein, the photosensitive film 204 is subjected to a baking process at 190° C. for 2 minutes. At this time, the photosensitive film 204 has a thickness of about 2500 to 3500 Å.
  • Referring to FIG. 3D, the photosensitive film 204 is subjected to an exposure process with a line width of 0.5 to 0.7 μm by using a mask pattern, and subjected to a developing process so that the first insulating film 203 can be exposed through the first opening 205 with a line width of 0.5 to 0.7 μm. Herein, a plasma ashing process is performed so that the photosensitive film 204 cannot remain.
  • Referring to FIG. 3E, through a dry etching method using reactive ion etching (RIE), the exposed first insulating film 203 is anisotropically etched so as to expose the substrate 201. Accordingly, the substrate 201 is exposed through the first opening 205 with a line width of 0.5 to 0.7 μm. Herein, the first insulating film 203 is preferably over-etched so as to not remain on the substrate 201.
  • Referring to FIG. 3F, on the entire surface of the substrate 201, a second insulating film 206 is formed with a thickness of 1000 Å through a plasma enhanced chemical vapor deposition (PECVD) method or a sputtering method. Accordingly, naturally, on the second insulating film 206, a second opening 207 with a line width of 0.3 to 0.5 μm is formed. Herein, the second insulating film 206 may be realized in a silicon nitride film or a silicon oxide film.
  • Referring to FIG. 3G, through a dry etching method using reactive ion etching (RIE), the exposed second insulating film 206 is anisotropically etched.
  • Referring to FIG. 3H, through a dry etching method using reactive ion etching (RIE) the exposed second insulating film 206 is continuously anisotropically etched so as to expose the substrate 201. Accordingly, the substrate 201 is exposed through the second opening 207 with a line width of 0.3 to 0.5 on.
  • Referring to FIG. 3I, through a lift-off process using acetone, the photosensitive film 204 and the second insulating film 206 formed on the top of the photosensitive film 204 are removed.
  • Referring to FIG. 3J, on the entire surface of the substrate 201, a third insulating film 208 is formed with a thickness of 1000 Å through a plasma enhanced chemical vapor deposition (PECVD) method or a sputtering method. Accordingly, naturally, on the third insulating film 208, a third opening 209 with a fine line width of 0.1 to 0.3 μm is formed. Herein, the third insulating film 208 may be realized in a silicon nitride film or a silicon oxide film.
  • Referring to FIG. 3K, through a dry etching method using reactive ion etching (RIE), the exposed third insulating film 208 is anisotropically etched.
  • Referring to FIG. 3L, through a dry etching method using reactive ion etching (RIE) the exposed third insulating film 208 is continuously anisotropically etched so as to expose the substrate 201. Accordingly, the substrate 201 is exposed through the third opening 209 with a fine line width of 0.1 to 0.3 μm.
  • Referring to FIG. 3M, through a dry etching method using reactive ion etching, the exposed first insulating film 203, the exposed second insulating film 206 and the exposed third insulating film 208 are anisotropically etched so as to expose the source electrode 202 a and the drain electrode 202 b.
  • Referring to FIG. 3N, on the entire surface of the substrate 201, a photosensitive film 210 of a single layer is coated. Herein, the photosensitive film 210 is subjected to a baking process, and subjected to an exposure process with a line width of 1.0 to 1.2 μm by using a mask pattern. Herein, as the exposure light source, UV (I-line, 365 nm) is used.
  • Then, through a dry etching method using inductively coupled plasma, the photosensitive film 210 is recess-etched so as to form a fourth opening 211 with a line width of 1.0 to 1.2 μm. Herein, as gas, BCl3/Cl2 is used. The current between the source electrode 202 a and the drain electrode 202 b is adjusted while the photosensitive film 210 is selectively recess-etched.
  • Referring to FIG. 30, on the entire surface of the substrate 201, a gate electrode metal 212, including Ni/Au, is deposited through electron beam vacuum deposition. Herein, the total thickness of the gate electrode metal 212 ranges from 2500 to 3000 Å.
  • Referring to FIG. 3P, through a lift-off process, the photosensitive film 210 and the gate electrode metal 212 formed on the top of the photosensitive film 210 are removed. Then, the T-gate electrode 213 is formed, thereby providing a high electron mobility transistor. Herein, the insulating film remaining on the substrate 201 can be also removed.
  • From the foregoing, it will be appreciated that various embodiments of the present disclosure have been described herein for purposes of illustration, and that various modifications may be made without departing from the scope and spirit of the present disclosure. Accordingly, the various embodiments disclosed herein are not intended to be limiting, with the true scope and spirit being indicated by the following claims.

Claims (13)

What is claimed is:
1. A high electron mobility transistor comprising:
a substrate;
a source electrode and a drain electrode formed on the substrate;
a insulating film formed between the source electrode and the drain electrode, which has an opening therein; and
a T-gate electrode formed on a top of the insulating film.
2. The high electron mobility transistor of claim 1, wherein the substrate is a highly resistant silicon substrate, a silicon carbide (SiC) substrate or a sapphire substrate, which has an epitaxially grown layer.
3. The high electron mobility transistor of claim 1, wherein the opening has a line width of 0.1 to 0.3 μm.
4. The high electron mobility transistor of claim 1, wherein the insulating film comprises a silicon nitride film or a silicon oxide film.
5. A method of manufacturing a high electron mobility transistor, the method comprising:
forming a source electrode and a drain electrode on a substrate;
forming a first insulating film having a first opening on an entire surface of the substrate, the first opening exposing a part of the substrate;
forming a second insulating film having a second opening within the first opening, the second opening exposing a part of the substrate;
forming a third insulating film having a third opening within the second opening, the third opening exposing a part of the substrate;
etching a part of the first insulating film, the second insulating film and the third insulating film so as to expose the source electrode and the drain electrode; and
forming a T-gate electrode on a support structure comprising the first insulating film, the second insulating film and the third insulating film.
6. The method of claim 5, wherein the forming the first insulating film having the first opening comprises:
forming the first insulating film on the entire surface of the substrate;
forming a photosensitive film on the first insulating film;
subjecting the photosensitive film to an exposure process and a developing process to form a photosensitive film pattern for exposing a part of the first insulating film by a line width of the first opening; and
etching the part of the first insulating film by using the photosensitive film pattern as a mask.
7. The method of claim 6, wherein in the etching the part of the first insulating film, the part of the first insulating film is etched through reactive ion etching.
8. The method of claim 5, wherein the forming the second insulating film having the second opening comprises:
forming the second insulating film on the entire surface of the substrate;
exposing the part of the substrate by a line width of the second opening by etching a part of the second insulating film; and
removing a photosensitive film pattern and the second insulating film on the photosensitive film pattern.
9. The method of claim 8, wherein in the exposing the part of the substrate by the line width of the second opening, the part of the second insulating film is etched through reactive ion etching.
10. The method of claim 8, wherein in the removing the second insulating film on the photosensitive film pattern, the photosensitive film pattern and the second insulating film on the photosensitive film pattern are removed through a lift-off process using acetone.
11. The method of claim 5, wherein the forming the third insulating film having the third opening comprises:
forming the third insulating film on the entire surface of the substrate; and
exposing the part of the substrate by a line width of the third opening by etching a part of the third insulating film.
12. The method of claim 11, wherein in the exposing the part of the substrate by the line width of the third opening, the part of the third insulating film is etched through reactive ion etching.
13. The method of claim 5, wherein the forming the T-gate electrode comprises:
forming an image reversal photosensitive film for exposing the support structure; and
depositing a gate electrode metal on the entire surface of the substrate and performing a lift-off process so as to form the T-gate electrode.
US13/651,638 2012-01-19 2012-10-15 High electron mobility transistor and manufacturing method thereof Abandoned US20130187197A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/555,182 US9209266B2 (en) 2012-01-19 2014-11-26 High electron mobility transistor and manufacturing method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020120006224A KR20130085224A (en) 2012-01-19 2012-01-19 High electron mobility transistor and manufacturing method thereof
KR10-2012-0006224 2012-01-19

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/555,182 Division US9209266B2 (en) 2012-01-19 2014-11-26 High electron mobility transistor and manufacturing method thereof

Publications (1)

Publication Number Publication Date
US20130187197A1 true US20130187197A1 (en) 2013-07-25

Family

ID=48796526

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/651,638 Abandoned US20130187197A1 (en) 2012-01-19 2012-10-15 High electron mobility transistor and manufacturing method thereof
US14/555,182 Expired - Fee Related US9209266B2 (en) 2012-01-19 2014-11-26 High electron mobility transistor and manufacturing method thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/555,182 Expired - Fee Related US9209266B2 (en) 2012-01-19 2014-11-26 High electron mobility transistor and manufacturing method thereof

Country Status (2)

Country Link
US (2) US20130187197A1 (en)
KR (1) KR20130085224A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140159115A1 (en) * 2012-12-11 2014-06-12 Eelectronics and Telecommunications Research Institute Transistor and method of fabricating the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5288654A (en) * 1990-12-26 1994-02-22 Mitsubishi Denki Kabushiki Kaisha Method of making a mushroom-shaped gate electrode of semiconductor device
US6140169A (en) * 1996-12-04 2000-10-31 Sony Corporation Method for manufacturing field effect transistor

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3092370B2 (en) 1993-01-12 2000-09-25 日本電気株式会社 Method of forming fine gate electrode
KR100226861B1 (en) 1997-03-11 1999-10-15 구자홍 Method of manufacturing t-type gate
US6387783B1 (en) 1999-04-26 2002-05-14 International Business Machines Corporation Methods of T-gate fabrication using a hybrid resist
KR20010063506A (en) 1999-12-22 2001-07-09 구자홍 Method for manufacturing a T-Gate in a semiconductor
US6524937B1 (en) 2000-08-23 2003-02-25 Tyco Electronics Corp. Selective T-gate process
KR100922575B1 (en) 2007-12-05 2009-10-21 한국전자통신연구원 Semiconductor device with T-gate electrode and method for fabricating thereof
KR101923959B1 (en) * 2012-12-11 2018-12-03 한국전자통신연구원 Transistor and Method of Fabricating the Same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5288654A (en) * 1990-12-26 1994-02-22 Mitsubishi Denki Kabushiki Kaisha Method of making a mushroom-shaped gate electrode of semiconductor device
US6140169A (en) * 1996-12-04 2000-10-31 Sony Corporation Method for manufacturing field effect transistor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140159115A1 (en) * 2012-12-11 2014-06-12 Eelectronics and Telecommunications Research Institute Transistor and method of fabricating the same
US8901608B2 (en) * 2012-12-11 2014-12-02 Electronics And Telecommunications Research Institute Transistor and method of fabricating the same

Also Published As

Publication number Publication date
KR20130085224A (en) 2013-07-29
US9209266B2 (en) 2015-12-08
US20150087142A1 (en) 2015-03-26

Similar Documents

Publication Publication Date Title
JP6726710B2 (en) Oblique field plate power device and method for manufacturing oblique field plate power device
US7750370B2 (en) High electron mobility transistor having self-aligned miniature field mitigating plate on a protective dielectric layer
KR101736277B1 (en) Field Effect Transistor and Method of Fabricating the Same
JP4237203B2 (en) Method for manufacturing amorphous high electron mobility transistor
US7973368B2 (en) Semiconductor device with T-gate electrode
JP2009105405A (en) High electron mobility transistor semiconductor device having electric field relaxing plate and method of manufacturing the same
WO2006080109A1 (en) Semiconductor device provided with mis structure and method for manufacturing the same
JP2008288289A (en) Field-effect transistor and its manufacturing method
JP6393758B2 (en) GaN device with reduced output capacitance and process for making the same
US20080124852A1 (en) Method of forming T- or gamma-shaped electrode
US10170611B1 (en) T-gate field effect transistor with non-linear channel layer and/or gate foot face
US8609474B2 (en) Method of manufacturing semiconductor device
US8722474B2 (en) Semiconductor device including stepped gate electrode and fabrication method thereof
CN105977147B (en) Damage-free self-termination etching method for nano-gate preparation
US8901608B2 (en) Transistor and method of fabricating the same
US9209266B2 (en) High electron mobility transistor and manufacturing method thereof
US9343543B2 (en) Gate contact for a semiconductor device and methods of fabrication thereof
KR100849926B1 (en) Methods for fabricating a pseudomorphic high electron mobility transistor
WO2021106190A1 (en) Field effect transistor and method for producing same
CN115347044A (en) High-frequency high-linearity GaN HEMT device and preparation method thereof
JPS59224178A (en) Manufacture of field effect transistor
JPH06196505A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTIT

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIM, JONG-WON;AHN, HO KYUN;PARK, YOUNG RAK;AND OTHERS;SIGNING DATES FROM 20120924 TO 20120926;REEL/FRAME:029127/0510

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION