US20120267787A1 - Wafer Level Chip Scale Package Method Using Clip Array - Google Patents
Wafer Level Chip Scale Package Method Using Clip Array Download PDFInfo
- Publication number
- US20120267787A1 US20120267787A1 US13/541,725 US201213541725A US2012267787A1 US 20120267787 A1 US20120267787 A1 US 20120267787A1 US 201213541725 A US201213541725 A US 201213541725A US 2012267787 A1 US2012267787 A1 US 2012267787A1
- Authority
- US
- United States
- Prior art keywords
- wafer
- clip
- scale package
- semiconductor chip
- wafer level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the invention relates to a semiconductor chip encapsulation and manufacturing method thereof, in particular to a wafer level chip scale package and the method of encapsulation of the semiconductor chips at the wafer level using clip array.
- a plurality of circuit structures are usually manufactured on a wafer, then the wafer is cut and divided into a plurality of chips; each of the chips is disposed on a chip carrier or lead frame with bonding wires connecting the electrodes on the chip to the leads of the lead frame that are partially exposed through an encapsulation for external connection therefore providing various semiconductor package products.
- solder bumps may be attached to the electrodes of the chip on wafer level and the wafer is then diced to singulate the chips, each solder-bumped chip is then flip-chip attached on a baseboard for connecting the electrodes to the external of encapsulation.
- the encapsulation methods of prior arts include the steps of cutting the wafer to obtain the individual semiconductor elements first, then attaching each semiconductor element onto the base plate and connecting the electrodes of the semiconductor element through lead wire or flip chip bonding, and finally plastically packaging the semiconductor element.
- the wafer carrying the chips for encapsulation is cut first and then the electrodes of the semiconductor elements are connected and encapsulated; the manufacturing procedures of the encapsulation are manifold; and the single encapsulation of each semiconductor element enlarges the size of the encapsulation and increases the cost of manufacture, which is not suitable for the ever increasing demand of miniaturization and low cost for the hand held electronic device applications. Therefore a method to produce a wafer level chip scale package is needed.
- the wafer level chip scale package comprises a semiconductor chip having a first electrode and a second electrode on a top surface and a third electrode on a bottom surface; the wafer level chip scale package further comprises a clip having a first clip contact area connected to the first electrode and a second clip contact area connected to the second electrode, wherein the first clip contact area extending and connecting to a first down set connecting bar and the second clip contact area extending and connecting to a second down set connecting bar, wherein the first and second connecting bars being disposed away from an edge of the semiconductor chip and having bottom surfaces substantially coplanar to the bottom surface of the semiconductor chip.
- the wafer level chip scale package according to the invention further comprises a molding material encapsulating the semiconductor chip and the clip, wherein the bottom surface of the semiconductor chip and the bottom surfaces of the first and second down set connecting bars exposed through the molding material encapsulation.
- the encapsulation method includes the steps of leading out the top electrodes of each chip on the wafer through the wafer size clip array and then implementing mould pressing and encapsulation on the wafer level a top portion of the wafer; thinning the wafer to a desired chip thickness and exposing the electrodes of the semiconductor chips led out the clips through grinding the bottom portion of the wafer, and finally cutting the thin wafer into singular chip package.
- a method for wafer level chip scale package comprises:
- the top portion of wafer comprises a semiconductor chip formed thereon with a plurality of top electrode contact areas disposed on a top surface of the semiconductor chip and a groove disposed along side the semiconductor chip on the top portion of the wafer; providing a clip having a plurality of clip contact areas corresponding to the plurality of top electrode contact areas of the semiconductor chip; each clip contact area extends and contacts to a down set connecting bar; displacing the clip on top of the semiconductor chip with the plurality of clip contact areas electrically connected to the plurality of the top electrode contact areas on the semiconductor chip; wherein each of the down set connecting bars disposed within the groove; and providing a molding material to encapsulate the top portion of the wafer and at lease a portion of the clip, wherein the molding material substantially filling the groove.
- the step of providing a clip further comprises a step of providing an array of clips. In another embodiment, the step of providing a clip further comprises a step of providing a wafer scale array of clips.
- the method may further comprise a step of thinning the bottom portion of the wafer until a bottom surface of each of the down set connecting bar exposed on the bottom of the wafer.
- the method may further comprise a step of dicing the wafer into a plurality of wafer level chip scale package.
- the process of grinding the bottom portion of the wafer with the wafer scale clip attached and molding material encapsulating the top portion of the wafer enables the production of ultra-thin wafers that a normal bare wafer grinding process can not achieve due to the difficulty in handling the fragile ultra-thin wafer. This greatly reduces the substrate thickness therefore the substrate resistance of the chips.
- FIG. 1A is a cross sectional view of a section of wafer structure according to current invention.
- FIG. 1B is a top view of the wafer section in FIG. 1A .
- FIG. 2A is a perspective view from the upper surface of a section of a clip array structure according to the invention.
- FIG. 2B is a perspective view from the bottom surface of the section of clip array structure of FIG. 2A .
- FIG. 3A is a perspective view from the upper surface of disposing the clip array on the top of the wafer according to the invention.
- FIG. 3B is a cross sectional view of FIG. 3A .
- FIG. 4 is a cross sectional view of the wafer and the clip array assembly with molding encapsulation.
- FIG. 5 is a cross sectional view of the plastically encapsulated assembly of the invention after grinding the bottom portion of the wafer.
- FIG. 6 is a perspective view from the bottom surface of the plastically encapsulated assembly of the invention after grinding the bottom portion of the wafer.
- FIG. 7 is a perspective view from the upper surface of the encapsulation structure of single chip of the invention after dicing.
- FIG. 8 is a perspective view from the bottom surface of the encapsulation structure of single chip of the invention after dicing.
- FIG. 9 is a flow chart of the manufacturing method of the invention.
- the invention provides a wafer level chip scale package of semiconductor chips by disposing a wafer size clip array 2 on top of a wafer 1 , and encapsulating the clip array and a top portion of the wafer with a plastically packaged body 3 .
- FIG. 1A and FIG. 1B are respectively a cross sectional view and a top view of a portion of wafer 1 .
- the wafer 1 is provided with a top portion 11 of the wafer and a bottom portion 12 of the wafer.
- a plurality of chips 111 are manufactured at the top portion of the wafer; and groove areas 112 are arranged between the chips 111 on the top portion 11 of the wafer; each chip 111 corresponds to a groove area 112 ; the neighboring groove areas can be mutually separated or alternatively can be extended and connected into each other.
- the groove areas divide a plurality of chips 111 into each chip unit along longitudinal and transverse directions between the chips 111 .
- the groove areas 112 surrounding each chip may further function as scribe lines of the wafer. In another preferable embodiment, the groove areas 112 are arranged in only one direction (not shown).
- An upper surface of each chip is provided with a plurality of top electrode contact areas 1111 and 1112 . When a top electrode contact area is large, the large top electrode contact area can be patterned into a plurality of sub-areas, such as the source electrode contact area 1112 shown in FIG. 1A and FIG. 1B .
- the bottom portion of the chip can be provided with a bottom electrode of the chip or alternatively can be provided without a bottom electrode.
- the chip 111 is a power semiconductor field effect transistor provided with top and bottom electrodes; the top electrode contact area 1111 of the chip is a gate of the semiconductor field effect transistor; and the electrode contact area 1112 of the chip is a source electrode of the semiconductor field effect transistor.
- the chip 111 further comprises a drain electrode located on the bottom of the chip (not shown). In another preferable embodiment, all the electrodes of the chip 111 are arranged at the top surface of the chip.
- a clip array 2 is shown in FIG. 2A and FIG. 2B as the top and bottom views.
- the clip array 2 comprises a plurality of framework 21 separating each clip unit from each other.
- Each clip unit comprises a plurality of clip contact areas 22 connected with respective clip array framework 21 , and a plurality of down set connecting bars 23 connected with the clip contact areas.
- the clip array framework 21 divides the clip array 2 into each unit with area corresponding to each chip on the wafer. Alternatively individual clips may be provided without forming an array.
- the down set connecting bars 23 may be formed as cuboids embossed strips or other geometric shapes each having a down set bottom surface 231 .
- the down set connecting bars bottom surfaces 231 are substantially in a same plane parallel to bottom surfaces of the clip contact areas 22 .
- the large contact area can be formed and divided into a plurality of clip contact sub-areas; and each clip contact sub-area is connected to the same down set connecting bar as shown in FIG. 2A and FIG. 2B .
- the plurality of clip array contact areas 22 are respectively connected with the plurality of electrodes contact areas 1111 and 1112 of each chip through conductive adhesive materials including solder paste, conductive epoxy, etc.
- the down set connecting bars 23 are disposed within the groove areas 112 and respectively connected with the chip top surface electrodes contact areas 1111 and 1112 through the connection of clip contact areas 22 .
- the chip is a vertical power semiconductor field effect transistor provided with top and bottom electrodes; the electrode contact area 1111 of the chip is the gate of the semiconductor field effect transistor; and the electrode contact area 1112 of the chip is the source electrode of the semiconductor field effect transistor, while a drain (not shown) is located on the bottom.
- the down set connecting bars 23 are connected with the clip contact areas 22 , and the clip contact areas 22 are connected with the gate and source electrodes of the chips, the down set connecting bars 23 respectively lead out the gate and source electrodes of the chips such that the gate and source electrodes of the chips are extended to the bottom surfaces 231 of the clip array connecting bars 23 arranged in the groove areas 112 .
- the top portion of the wafer 1 and the clip array 2 are encapsulated by a plastic package body 3 made of molding compound; the spaces among and between the clip array 2 and the top portion of the wafer 1 are filled with molding compound thereby forming a whole wafer size encapsulation body.
- the bottom portion of the wafer of the whole encapsulation body is then grinded to expose the bottom surfaces 231 connected to the electrodes of the chips and disposed within the grooves areas 112 filled with molding compound.
- the encapsulation body is finally cut into individual device package as shown in the FIG. 5 , FIG. 6 , FIG. 7 and FIG. 8 .
- the invention provides a wafer level chip scale package manufacturing method using wafer size clip array including the following steps: First a wafer 1 is provided with a plurality of chips 111 manufactured on the wafer 1 .
- the plurality of chips are power semiconductor field effect transistors provided with top and bottom electrodes; the bottom electrodes of the chips are drain electrodes and the top electrodes of the chips are respectively source electrodes and gate electrodes.
- a plurality of groove areas 112 are etched on the wafer 1 and each chip 111 is corresponding to a groove area 112 .
- the groove areas 112 are connected into each other by extending along both longitudinal and transverse directions between the chips 111 to divide the plurality of chips 111 .
- the groove areas 112 surrounding each chip may further function as scribe lines of the wafer.
- a Ni/Au electrode plating process is implemented on the top contact areas of each chip to form a plurality of electrode contact areas 1111 and 1112 of chips as well as to pattern large size electrode contact areas into pluralities of sub-areas.
- Ni/Au electrode plating can also be implemented before etching the plurality of groove areas 112 or the step simply skipped in the case when the wafer 1 is provided with proper metallization electrode contact areas 1111 and 1112 on the chips.
- a conductive adhesive material such as a solder paste, a conductive epoxy, etc, is coated on the plurality of electrode contact areas 1111 and 1112 of the chips.
- wafer size clip array 2 is provided.
- the clip array includes a clip array framework 21 connecting a plurality of clip units each comprising a plurality of clip contact areas and corresponding down set connecting bars 23 connected to the clip contact areas 22 .
- the clip array framework 21 is designed to conveniently align the wafer size clip array to the wafer; the clip array framework 21 divides the wafer size clip array into clip units having a pitch and unit area corresponding to the pitch and size of the chips on the wafer.
- the conductive adhesive material may be pre-coated or printed on bottom surfaces of the clip contact areas 22 . In each area, the clip contact areas 22 are attached to the electrode contact areas 1111 and 1112 of chips with conductive adhesive material; meanwhile, the down set contacting bars 23 are disposed within the groove areas 112 .
- the bottom planes of the down set connecting bars are substantially in parallel with the bottom surfaces of the clip contact areas.
- the down set connecting bars 23 are physically connected with the clip contact areas 22 which are electrically connected to the electrode contact areas 1111 and 1112 of the chips, the down set connecting bars 23 extend the electrode contact areas 1111 and 1112 of chips to the bottom surfaces of the down set connecting bars located inside the groove areas 112 .
- the top portion of the wafer is encapsulated through mold injection to plastically package the clip array and the chips at the top portion 11 of the wafer.
- the bottom portion 12 of the wafer is thinned through grinding or cutting until a bottom surface of the wafer substantially coplanar to the bottom surfaces of the down set connecting bars 23 .
- the chips are vertical power semiconductor field effect transistors provided with top and bottom electrodes wherein the bottom electrodes 1113 on the bottom of the chips are the drain electrodes and the gate and the source electrodes located on the top surface extend to the bottom surfaces of the down set connecting bars 23 , therefore the source, the gate and the drain electrodes of the chips are brought onto the same plane. Then, deposit a metal at the bottom of the wafer to form a bottom electrode contact area of each chip.
- the process can be carried out by a blanket deposition process and etch with a the mask to eliminate the shorts between electrodes at the bottom of the wafer, or alternatively by a masked deposition process then lift off the mask, thereby forming the electrodes of the chips exposed at the bottom of the wafer.
- the step of manufacturing the electrodes of the bottom contact areas of the chips is optional.
- the wafer size plastic package that encapsulating plurality of chips is cut to obtain individual package of each chip. As shown in FIGS.
- the wafer level chip scale package comprises a semiconductor chip having two electrodes on it top surface and a clip having two clip contact areas connected respectively to the two electrodes disposed on the semiconductor top surface.
- Each clip contact area extends and connects to a down set connecting bar disposed away from the edge of the semiconductor chip.
- Each down set connecting bar has a bottom surface substantially coplanar to the bottom surface of the semiconductor chip 1113 .
- the semiconductor chip further comprises a third electrode disposed on the bottom surface 1113 .
- the semiconductor chip comprises a MOSFET having a source electrode and a gate electrode on the top surface and a drain electrode on a bottom surface. The source electrode contact area may be patterned into several sub-areas.
- the clip contact area connected to the source electrode may be patterned into several sub-areas.
- the wafer level chip scale package further comprises a molding material encapsulating the semiconductor chip and the clip with the bottom surface of the semiconductor chip and the bottom surfaces of the two down set connecting bars exposed through the molding material encapsulation.
- the bottom surfaces of the plastic package bodies of each chip are respectively provided with source, gate and drain electrodes. Molding material fills the gaps between the down set bars and the semiconductor chip to provide insulations between electrodes.
Abstract
A method for wafer level chip scale package comprises providing a wafer with semiconductor chips formed thereon, forming a groove alongside each chip, providing a wafer size clip array with a plurality of clip contact areas each extending to a down set connecting bar, connecting the plurality of clip contact areas to a plurality of the electrodes disposed on a top surface of the chips with down set connecting bars disposed inside the grooves, encapsulating top of wafer in molding compound, thinning the bottom portion of the wafer and dicing the thin wafer into single chip packages. The chip has source and gate electrodes on a top surface connected to a first and second clip contact areas extending to a first a second down set connecting bars respectively, with the bottom surfaces of the down set connecting bars substantially coplanar to a drain electrode located at the chip bottom surface.
Description
- This application is a continuation application of a pending U.S. application entitled “A Wafer Level Chip Scale Package Method Using Clip Array” by Yuping Gong et al, with application Ser. No. 12/786,328, attorney docket# APOM043, filing date of May 24, 2010, hereinafter referred to as APOM043. The content of APOM043 is herein incorporated by reference for any and all purpose.
- The invention relates to a semiconductor chip encapsulation and manufacturing method thereof, in particular to a wafer level chip scale package and the method of encapsulation of the semiconductor chips at the wafer level using clip array.
- In the process of manufacturing semiconductors device, a plurality of circuit structures are usually manufactured on a wafer, then the wafer is cut and divided into a plurality of chips; each of the chips is disposed on a chip carrier or lead frame with bonding wires connecting the electrodes on the chip to the leads of the lead frame that are partially exposed through an encapsulation for external connection therefore providing various semiconductor package products. Alternatively solder bumps may be attached to the electrodes of the chip on wafer level and the wafer is then diced to singulate the chips, each solder-bumped chip is then flip-chip attached on a baseboard for connecting the electrodes to the external of encapsulation.
- The encapsulation methods of prior arts include the steps of cutting the wafer to obtain the individual semiconductor elements first, then attaching each semiconductor element onto the base plate and connecting the electrodes of the semiconductor element through lead wire or flip chip bonding, and finally plastically packaging the semiconductor element. The wafer carrying the chips for encapsulation is cut first and then the electrodes of the semiconductor elements are connected and encapsulated; the manufacturing procedures of the encapsulation are manifold; and the single encapsulation of each semiconductor element enlarges the size of the encapsulation and increases the cost of manufacture, which is not suitable for the ever increasing demand of miniaturization and low cost for the hand held electronic device applications. Therefore a method to produce a wafer level chip scale package is needed.
- The invention aims at providing a wafer level chip scale package using wafer size clip array and the methods thereof. In one embodiment the wafer level chip scale package according to the invention comprises a semiconductor chip having a first electrode and a second electrode on a top surface and a third electrode on a bottom surface; the wafer level chip scale package further comprises a clip having a first clip contact area connected to the first electrode and a second clip contact area connected to the second electrode, wherein the first clip contact area extending and connecting to a first down set connecting bar and the second clip contact area extending and connecting to a second down set connecting bar, wherein the first and second connecting bars being disposed away from an edge of the semiconductor chip and having bottom surfaces substantially coplanar to the bottom surface of the semiconductor chip.
- In another embodiment the wafer level chip scale package according to the invention further comprises a molding material encapsulating the semiconductor chip and the clip, wherein the bottom surface of the semiconductor chip and the bottom surfaces of the first and second down set connecting bars exposed through the molding material encapsulation.
- The encapsulation method includes the steps of leading out the top electrodes of each chip on the wafer through the wafer size clip array and then implementing mould pressing and encapsulation on the wafer level a top portion of the wafer; thinning the wafer to a desired chip thickness and exposing the electrodes of the semiconductor chips led out the clips through grinding the bottom portion of the wafer, and finally cutting the thin wafer into singular chip package. In one embodiment of the invention, a method for wafer level chip scale package comprises:
- providing a wafer with a top portion and a bottom portion; wherein the top portion of wafer comprises a semiconductor chip formed thereon with a plurality of top electrode contact areas disposed on a top surface of the semiconductor chip and a groove disposed along side the semiconductor chip on the top portion of the wafer;
providing a clip having a plurality of clip contact areas corresponding to the plurality of top electrode contact areas of the semiconductor chip; each clip contact area extends and contacts to a down set connecting bar;
displacing the clip on top of the semiconductor chip with the plurality of clip contact areas electrically connected to the plurality of the top electrode contact areas on the semiconductor chip; wherein each of the down set connecting bars disposed within the groove; and
providing a molding material to encapsulate the top portion of the wafer and at lease a portion of the clip, wherein the molding material substantially filling the groove. - In one embodiment, the step of providing a clip further comprises a step of providing an array of clips. In another embodiment, the step of providing a clip further comprises a step of providing a wafer scale array of clips.
- In another embodiment, the method may further comprise a step of thinning the bottom portion of the wafer until a bottom surface of each of the down set connecting bar exposed on the bottom of the wafer.
- In another embodiment, the method may further comprise a step of dicing the wafer into a plurality of wafer level chip scale package.
- The method provided hereby simplifies the process flow of encapsulation, reduces the encapsulation size of the chips, and reduces the manufacturing cost. The process of grinding the bottom portion of the wafer with the wafer scale clip attached and molding material encapsulating the top portion of the wafer enables the production of ultra-thin wafers that a normal bare wafer grinding process can not achieve due to the difficulty in handling the fragile ultra-thin wafer. This greatly reduces the substrate thickness therefore the substrate resistance of the chips.
-
FIG. 1A is a cross sectional view of a section of wafer structure according to current invention. -
FIG. 1B is a top view of the wafer section inFIG. 1A . -
FIG. 2A is a perspective view from the upper surface of a section of a clip array structure according to the invention. -
FIG. 2B is a perspective view from the bottom surface of the section of clip array structure ofFIG. 2A . -
FIG. 3A is a perspective view from the upper surface of disposing the clip array on the top of the wafer according to the invention. -
FIG. 3B is a cross sectional view ofFIG. 3A . -
FIG. 4 is a cross sectional view of the wafer and the clip array assembly with molding encapsulation. -
FIG. 5 is a cross sectional view of the plastically encapsulated assembly of the invention after grinding the bottom portion of the wafer. -
FIG. 6 is a perspective view from the bottom surface of the plastically encapsulated assembly of the invention after grinding the bottom portion of the wafer. -
FIG. 7 is a perspective view from the upper surface of the encapsulation structure of single chip of the invention after dicing. -
FIG. 8 is a perspective view from the bottom surface of the encapsulation structure of single chip of the invention after dicing. -
FIG. 9 is a flow chart of the manufacturing method of the invention. - The invention provides a wafer level chip scale package of semiconductor chips by disposing a wafer
size clip array 2 on top of awafer 1, and encapsulating the clip array and a top portion of the wafer with a plastically packagedbody 3. - As shown,
FIG. 1A andFIG. 1B are respectively a cross sectional view and a top view of a portion ofwafer 1. Thewafer 1 is provided with atop portion 11 of the wafer and abottom portion 12 of the wafer. A plurality ofchips 111 are manufactured at the top portion of the wafer; andgroove areas 112 are arranged between thechips 111 on thetop portion 11 of the wafer; eachchip 111 corresponds to agroove area 112; the neighboring groove areas can be mutually separated or alternatively can be extended and connected into each other. In one preferable embodiment, the groove areas divide a plurality ofchips 111 into each chip unit along longitudinal and transverse directions between thechips 111. Thegroove areas 112 surrounding each chip may further function as scribe lines of the wafer. In another preferable embodiment, thegroove areas 112 are arranged in only one direction (not shown). An upper surface of each chip is provided with a plurality of topelectrode contact areas electrode contact area 1112 shown inFIG. 1A andFIG. 1B . The bottom portion of the chip can be provided with a bottom electrode of the chip or alternatively can be provided without a bottom electrode. In one preferable embodiment, thechip 111 is a power semiconductor field effect transistor provided with top and bottom electrodes; the topelectrode contact area 1111 of the chip is a gate of the semiconductor field effect transistor; and theelectrode contact area 1112 of the chip is a source electrode of the semiconductor field effect transistor. Thechip 111 further comprises a drain electrode located on the bottom of the chip (not shown). In another preferable embodiment, all the electrodes of thechip 111 are arranged at the top surface of the chip. - A
clip array 2 is shown inFIG. 2A andFIG. 2B as the top and bottom views. Theclip array 2 comprises a plurality offramework 21 separating each clip unit from each other. Each clip unit comprises a plurality ofclip contact areas 22 connected with respectiveclip array framework 21, and a plurality of down set connectingbars 23 connected with the clip contact areas. Theclip array framework 21 divides theclip array 2 into each unit with area corresponding to each chip on the wafer. Alternatively individual clips may be provided without forming an array. As shown inFIG. 2B , the down set connectingbars 23 may be formed as cuboids embossed strips or other geometric shapes each having a down setbottom surface 231. The down set connecting barsbottom surfaces 231 are substantially in a same plane parallel to bottom surfaces of theclip contact areas 22. In the case when a clip contact area is large, the large contact area can be formed and divided into a plurality of clip contact sub-areas; and each clip contact sub-area is connected to the same down set connecting bar as shown inFIG. 2A andFIG. 2B . As shown inFIG. 3A andFIG. 3B , the plurality of cliparray contact areas 22 are respectively connected with the plurality ofelectrodes contact areas set connecting bars 23 are disposed within thegroove areas 112 and respectively connected with the chip top surfaceelectrodes contact areas clip contact areas 22. In one preferable embodiment, the chip is a vertical power semiconductor field effect transistor provided with top and bottom electrodes; theelectrode contact area 1111 of the chip is the gate of the semiconductor field effect transistor; and theelectrode contact area 1112 of the chip is the source electrode of the semiconductor field effect transistor, while a drain (not shown) is located on the bottom. As the downset connecting bars 23 are connected with theclip contact areas 22, and theclip contact areas 22 are connected with the gate and source electrodes of the chips, the down set connectingbars 23 respectively lead out the gate and source electrodes of the chips such that the gate and source electrodes of the chips are extended to the bottom surfaces 231 of the cliparray connecting bars 23 arranged in thegroove areas 112. - As shown in
FIG. 4 , the top portion of thewafer 1 and theclip array 2 are encapsulated by aplastic package body 3 made of molding compound; the spaces among and between theclip array 2 and the top portion of thewafer 1 are filled with molding compound thereby forming a whole wafer size encapsulation body. As single encapsulated chip needs to be obtained for actual application, the bottom portion of the wafer of the whole encapsulation body is then grinded to expose the bottom surfaces 231 connected to the electrodes of the chips and disposed within thegrooves areas 112 filled with molding compound. The encapsulation body is finally cut into individual device package as shown in theFIG. 5 ,FIG. 6 ,FIG. 7 andFIG. 8 . - As shown in
FIG. 1 toFIG. 9 , the invention provides a wafer level chip scale package manufacturing method using wafer size clip array including the following steps: First awafer 1 is provided with a plurality ofchips 111 manufactured on thewafer 1. In one preferable embodiment, the plurality of chips are power semiconductor field effect transistors provided with top and bottom electrodes; the bottom electrodes of the chips are drain electrodes and the top electrodes of the chips are respectively source electrodes and gate electrodes. A plurality ofgroove areas 112 are etched on thewafer 1 and eachchip 111 is corresponding to agroove area 112. In one preferable embodiment, thegroove areas 112 are connected into each other by extending along both longitudinal and transverse directions between thechips 111 to divide the plurality ofchips 111. Thegroove areas 112 surrounding each chip may further function as scribe lines of the wafer. Then, a Ni/Au electrode plating process is implemented on the top contact areas of each chip to form a plurality ofelectrode contact areas groove areas 112 or the step simply skipped in the case when thewafer 1 is provided with proper metallizationelectrode contact areas electrode contact areas size clip array 2 is provided. The clip array includes aclip array framework 21 connecting a plurality of clip units each comprising a plurality of clip contact areas and corresponding downset connecting bars 23 connected to theclip contact areas 22. Theclip array framework 21 is designed to conveniently align the wafer size clip array to the wafer; theclip array framework 21 divides the wafer size clip array into clip units having a pitch and unit area corresponding to the pitch and size of the chips on the wafer. Alternatively the conductive adhesive material may be pre-coated or printed on bottom surfaces of theclip contact areas 22. In each area, theclip contact areas 22 are attached to theelectrode contact areas bars 23 are disposed within thegroove areas 112. The bottom planes of the down set connecting bars are substantially in parallel with the bottom surfaces of the clip contact areas. As the downset connecting bars 23 are physically connected with theclip contact areas 22 which are electrically connected to theelectrode contact areas bars 23 extend theelectrode contact areas groove areas 112. Then, the top portion of the wafer is encapsulated through mold injection to plastically package the clip array and the chips at thetop portion 11 of the wafer. After the plastic package, thebottom portion 12 of the wafer is thinned through grinding or cutting until a bottom surface of the wafer substantially coplanar to the bottom surfaces of the down set connecting bars 23. Grinding or cutting the bottom portion of the wafer on one hand exposes the electrodes of the bottom surfaces of the down set connecting bars, on the other hand yields thin chips of 0.15 mm, 0.1 mm or even thinner, thus reducing the wafer substrate resistance. In one preferable embodiment, the chips are vertical power semiconductor field effect transistors provided with top and bottom electrodes wherein thebottom electrodes 1113 on the bottom of the chips are the drain electrodes and the gate and the source electrodes located on the top surface extend to the bottom surfaces of the downset connecting bars 23, therefore the source, the gate and the drain electrodes of the chips are brought onto the same plane. Then, deposit a metal at the bottom of the wafer to form a bottom electrode contact area of each chip. The process can be carried out by a blanket deposition process and etch with a the mask to eliminate the shorts between electrodes at the bottom of the wafer, or alternatively by a masked deposition process then lift off the mask, thereby forming the electrodes of the chips exposed at the bottom of the wafer. In the case when all the electrodes of the encapsulated chips are located at the top surfaces of the chips, the step of manufacturing the electrodes of the bottom contact areas of the chips is optional. Finally, the wafer size plastic package that encapsulating plurality of chips is cut to obtain individual package of each chip. As shown inFIGS. 7 and 8 , the wafer level chip scale package comprises a semiconductor chip having two electrodes on it top surface and a clip having two clip contact areas connected respectively to the two electrodes disposed on the semiconductor top surface. Each clip contact area extends and connects to a down set connecting bar disposed away from the edge of the semiconductor chip. Each down set connecting bar has a bottom surface substantially coplanar to the bottom surface of thesemiconductor chip 1113. In one embodiment the semiconductor chip further comprises a third electrode disposed on thebottom surface 1113. In another embodiment, the semiconductor chip comprises a MOSFET having a source electrode and a gate electrode on the top surface and a drain electrode on a bottom surface. The source electrode contact area may be patterned into several sub-areas. Likewise, the clip contact area connected to the source electrode may be patterned into several sub-areas. As shown, the wafer level chip scale package further comprises a molding material encapsulating the semiconductor chip and the clip with the bottom surface of the semiconductor chip and the bottom surfaces of the two down set connecting bars exposed through the molding material encapsulation. The bottom surfaces of the plastic package bodies of each chip are respectively provided with source, gate and drain electrodes. Molding material fills the gaps between the down set bars and the semiconductor chip to provide insulations between electrodes. - While the above is a complete description of the preferred embodiment of the present invention, it is possible to use various alternatives, modifications and equivalents. Therefore, the scope of the present invention should be determined not with reference to the above description but should, instead, be determined with reference to the appended claims, along with their full scope of equivalents. Any feature, whether preferred or not, may be combined with any other feature, whether preferred or not. In the claims that follow, the indefinite article “A”, or “An” refers to a quantity of one or more of the item following the article, except where expressly stated otherwise. The appended claims are not to be interpreted as including means-plus-function limitations, unless such a limitation is explicitly recited in a given claim using the phrase “means for.”
Claims (12)
1. A method for wafer level chip scale package comprises:
providing a wafer with a top portion and a bottom portion; wherein the top portion of wafer comprises a semiconductor chip formed thereon with a plurality of top electrode contact areas disposed on a top surface of the semiconductor chip and a groove disposed along side the semiconductor chip on the top portion of the wafer;
providing a clip having a plurality of clip contact areas corresponding to the plurality of top electrode contact areas of the semiconductor chip; each clip contact area extend and contacted to a down set connecting bar;
displacing the clip on top of the wafer with the plurality of clip contact areas electrically connected to the plurality of the top electrode contact areas on the semiconductor chip;
wherein each of the down set connecting bars disposed within the groove; and
providing a molding material to encapsulate the top portion of the wafer and at lease a portion of the clip, wherein the molding material substantially filling the groove.
2. The method for wafer level chip scale package of claim 1 further comprise thinning the bottom portion of the wafer until a bottom surface of each of the down set connecting bar exposed on the bottom of the wafer.
3. The method for wafer level chip scale package of claim 1 further comprise thinning the bottom portion of the wafer until a bottom surface of each of the down set connecting bar exposed and substantially coplanar to the bottom of the wafer.
4. The method for wafer level chip scale package of claim 3 further comprise forming a metal layer on the bottom surface of the wafer.
5. The method for wafer level chip scale package of claim 4 wherein the semiconductor chip further comprises a bottom electrode dispose on the bottom portion of the wafer.
6. The method for wafer level chip scale package of claim 1 wherein at least one top electrode contact area is patterned into a plurality of subareas.
7. The method for wafer level chip scale package of claim 1 wherein at least one clip contact area is patterned into a plurality of subareas.
8. The method for wafer level chip scale package of claim 1 further comprises dicing the semiconductor chip from the wafer to form a wafer level chip scale package.
9. The method for wafer level chip scale package of claim 1 wherein the groove on the top portion of the wafer completely encircles the semiconductor chip.
10. The method for wafer level chip scale package of claim 1 wherein the groove on the top portion of the wafer extends downward through the bottom of the wafer.
11. A wafer level chip scale package comprises:
a semiconductor chip having a first electrode and a second electrode on a top surface and a third electrode on a bottom surface;
a clip having a first clip contact area connected to the first electrode and a second clip contact area connected to the second electrode, wherein the first clip contact area extending and connecting to a first down set connecting bar and the second clip contact area extending and connecting to a second down set connecting bar, wherein the first and second connecting bars being disposed away from an edge of the semiconductor chip and having bottom surfaces substantially coplanar to the bottom surface of the semiconductor chip.
12. The wafer level chip scale package of claim 11 further comprises:
A molding material encapsulating the semiconductor chip and the clip, wherein the bottom surface of the semiconductor chip and the bottom surfaces of the first and second down set connecting bars exposed through the molding material encapsulation.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/541,725 US20120267787A1 (en) | 2010-05-24 | 2012-07-04 | Wafer Level Chip Scale Package Method Using Clip Array |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/786,328 US8236613B2 (en) | 2010-05-24 | 2010-05-24 | Wafer level chip scale package method using clip array |
US13/541,725 US20120267787A1 (en) | 2010-05-24 | 2012-07-04 | Wafer Level Chip Scale Package Method Using Clip Array |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/786,328 Continuation US8236613B2 (en) | 2010-05-24 | 2010-05-24 | Wafer level chip scale package method using clip array |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120267787A1 true US20120267787A1 (en) | 2012-10-25 |
Family
ID=44971842
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/786,328 Active 2030-10-21 US8236613B2 (en) | 2010-05-24 | 2010-05-24 | Wafer level chip scale package method using clip array |
US13/541,725 Abandoned US20120267787A1 (en) | 2010-05-24 | 2012-07-04 | Wafer Level Chip Scale Package Method Using Clip Array |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/786,328 Active 2030-10-21 US8236613B2 (en) | 2010-05-24 | 2010-05-24 | Wafer level chip scale package method using clip array |
Country Status (1)
Country | Link |
---|---|
US (2) | US8236613B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130037917A1 (en) * | 2011-08-09 | 2013-02-14 | Yan Xun Xue | Wafer level chip scale package with thick bottom metal exposed and preparation method thereof |
DE102015113421A1 (en) * | 2015-08-14 | 2017-02-16 | Danfoss Silicon Power Gmbh | Method for producing semiconductor chips |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8563361B2 (en) * | 2012-02-14 | 2013-10-22 | Alpha & Omega Semiconductor, Inc. | Packaging method of molded wafer level chip scale package (WLCSP) |
KR101994930B1 (en) * | 2012-11-05 | 2019-07-01 | 삼성전자주식회사 | Semiconductor Package having Integral Unit Semicondudtor Chips |
CN104658985B (en) * | 2013-11-22 | 2017-09-15 | 万国半导体(开曼)股份有限公司 | Ultrathin semiconductor device and preparation method |
US9536800B2 (en) | 2013-12-07 | 2017-01-03 | Fairchild Semiconductor Corporation | Packaged semiconductor devices and methods of manufacturing |
US10134670B2 (en) | 2015-04-08 | 2018-11-20 | International Business Machines Corporation | Wafer with plated wires and method of fabricating same |
CN109701911B (en) * | 2019-02-18 | 2024-01-23 | 成都泰美克晶体技术有限公司 | Wafer selection jig suitable for 1612, 2016 and 3225 packaging sizes |
CN109692828B (en) * | 2019-02-18 | 2024-01-23 | 成都泰美克晶体技术有限公司 | Wafer selection jig suitable for 1210 encapsulation size |
CN110648931A (en) * | 2019-03-26 | 2020-01-03 | Pep创新私人有限公司 | Packaging method, panel assembly, wafer package and chip package |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3550261A (en) * | 1967-11-13 | 1970-12-29 | Fairchild Camera Instr Co | Method of bonding and an electrical contact construction |
US5789280A (en) * | 1994-10-11 | 1998-08-04 | Motorola, Inc. | Leadframe having secured outer leads, semiconductor device using the leadframe and method of making them |
US6107164A (en) * | 1998-08-18 | 2000-08-22 | Oki Electric Industry Co., Ltd. | Using grooves as alignment marks when dicing an encapsulated semiconductor wafer |
US6607970B1 (en) * | 1999-11-11 | 2003-08-19 | Casio Computer Co., Ltd. | Semiconductor device and method of manufacturing the same |
US6862127B1 (en) * | 2003-11-01 | 2005-03-01 | Fusao Ishii | High performance micromirror arrays and methods of manufacturing the same |
US6943056B2 (en) * | 2002-04-16 | 2005-09-13 | Renesas Technology Corp. | Semiconductor device manufacturing method and electronic equipment using same |
US7122884B2 (en) * | 2002-04-16 | 2006-10-17 | Fairchild Semiconductor Corporation | Robust leaded molded packages and methods for forming the same |
US20110121461A1 (en) * | 2009-11-25 | 2011-05-26 | Infineon Technologies Ag | Semiconductor device and method of packaging a semiconductor device with a clip |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SG102639A1 (en) * | 2001-10-08 | 2004-03-26 | Micron Technology Inc | Apparatus and method for packing circuits |
TWI227550B (en) * | 2002-10-30 | 2005-02-01 | Sanyo Electric Co | Semiconductor device manufacturing method |
US7342318B2 (en) * | 2003-01-21 | 2008-03-11 | Siliconware Precision Industries Co., Ltd. | Semiconductor package free of substrate and fabrication method thereof |
TWI226090B (en) * | 2003-09-26 | 2005-01-01 | Advanced Semiconductor Eng | Transparent packaging in wafer level |
TW200845339A (en) * | 2007-05-07 | 2008-11-16 | Sanyo Electric Co | Semiconductor device and manufacturing method thereof |
-
2010
- 2010-05-24 US US12/786,328 patent/US8236613B2/en active Active
-
2012
- 2012-07-04 US US13/541,725 patent/US20120267787A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3550261A (en) * | 1967-11-13 | 1970-12-29 | Fairchild Camera Instr Co | Method of bonding and an electrical contact construction |
US5789280A (en) * | 1994-10-11 | 1998-08-04 | Motorola, Inc. | Leadframe having secured outer leads, semiconductor device using the leadframe and method of making them |
US6107164A (en) * | 1998-08-18 | 2000-08-22 | Oki Electric Industry Co., Ltd. | Using grooves as alignment marks when dicing an encapsulated semiconductor wafer |
US6607970B1 (en) * | 1999-11-11 | 2003-08-19 | Casio Computer Co., Ltd. | Semiconductor device and method of manufacturing the same |
US6943056B2 (en) * | 2002-04-16 | 2005-09-13 | Renesas Technology Corp. | Semiconductor device manufacturing method and electronic equipment using same |
US7122884B2 (en) * | 2002-04-16 | 2006-10-17 | Fairchild Semiconductor Corporation | Robust leaded molded packages and methods for forming the same |
US6862127B1 (en) * | 2003-11-01 | 2005-03-01 | Fusao Ishii | High performance micromirror arrays and methods of manufacturing the same |
US20110121461A1 (en) * | 2009-11-25 | 2011-05-26 | Infineon Technologies Ag | Semiconductor device and method of packaging a semiconductor device with a clip |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130037917A1 (en) * | 2011-08-09 | 2013-02-14 | Yan Xun Xue | Wafer level chip scale package with thick bottom metal exposed and preparation method thereof |
US8853003B2 (en) * | 2011-08-09 | 2014-10-07 | Alpha & Omega Semiconductor, Inc. | Wafer level chip scale package with thick bottom metal exposed and preparation method thereof |
DE102015113421A1 (en) * | 2015-08-14 | 2017-02-16 | Danfoss Silicon Power Gmbh | Method for producing semiconductor chips |
DE102015113421B4 (en) | 2015-08-14 | 2019-02-21 | Danfoss Silicon Power Gmbh | Method for producing semiconductor chips |
Also Published As
Publication number | Publication date |
---|---|
US20110285025A1 (en) | 2011-11-24 |
US8236613B2 (en) | 2012-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8236613B2 (en) | Wafer level chip scale package method using clip array | |
US9824949B2 (en) | Packaging solutions for devices and systems comprising lateral GaN power transistors | |
US10170458B2 (en) | Manufacturing method of package-on-package structure | |
US9589869B2 (en) | Packaging solutions for devices and systems comprising lateral GaN power transistors | |
US8163601B2 (en) | Chip-exposed semiconductor device and its packaging method | |
US7166496B1 (en) | Method of making a packaged semiconductor device | |
US6498392B2 (en) | Semiconductor devices having different package sizes made by using common parts | |
US7419855B1 (en) | Apparatus and method for miniature semiconductor packages | |
US9984900B2 (en) | Semiconductor device including at least one element | |
US20100019362A1 (en) | Isolated stacked die semiconductor packages | |
US20090127682A1 (en) | Chip package structure and method of fabricating the same | |
CN104217997A (en) | 3D Packages and Methods for Forming the Same | |
CN103681607A (en) | Semiconductor device and method of manufacturing semiconductor device | |
US20070278701A1 (en) | Semiconductor package and method for fabricating the same | |
US20120235289A1 (en) | Power device with bottom source electrode and preparation method | |
US20070029681A1 (en) | Reduced-dimension microelectronic component assemblies with wire bonds and methods of making same | |
US9263335B2 (en) | Discrete semiconductor device package and manufacturing method | |
CN104517905A (en) | Metal redistribution layer for molded substrates | |
US11715714B2 (en) | Semiconductor devices and methods of manufacturing semiconductor devices | |
TWI282158B (en) | Semiconductor package with ground-enhancing chip and fabrication method thereof | |
TW201247093A (en) | Semiconductor packaging method to form double side electromagnetic shielding layers and device fabricated from the same | |
CN104008982B (en) | Chip packaging process and chip package | |
US11195812B2 (en) | Method for fabricating an encapsulated electronic package using a supporting plate | |
TWI466199B (en) | Wafer level clip and process of manufacture | |
US7635642B2 (en) | Integrated circuit package and method for producing it |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ALPHA AND OMEGA SEMICONDUCTOR (CAYMAN) LTD., CAYMA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GONG, YUPING;REEL/FRAME:028489/0765 Effective date: 20100524 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |