US20120210163A1 - Alarm-based backup and restoration for a semiconductor storage device - Google Patents
Alarm-based backup and restoration for a semiconductor storage device Download PDFInfo
- Publication number
- US20120210163A1 US20120210163A1 US13/025,270 US201113025270A US2012210163A1 US 20120210163 A1 US20120210163 A1 US 20120210163A1 US 201113025270 A US201113025270 A US 201113025270A US 2012210163 A1 US2012210163 A1 US 2012210163A1
- Authority
- US
- United States
- Prior art keywords
- backup
- ssd
- controller
- power supply
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/16—Protection against loss of memory contents
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1441—Resetting or repowering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1446—Point-in-time backing up or restoration of persistent data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/2015—Redundant power supplies
Definitions
- the present invention relates to a semiconductor storage device of a PCI-Express (PCI-e) type. Specifically, the present invention relates to backup and restoration for a storage device of a PCI-Express type.
- PCI-e PCI-Express
- Embodiments of the present invention provide backup and restoration functions for a storage device of a PCI-Express (PCI-e) type that support a low-speed data processing speed for a host.
- PCI-e PCI-Express
- embodiments of this invention provide backup and restoration functions for one or more (i.e., a set of) semiconductor storage devices (SSDs).
- the present invention provides an alarm unit and a secondary power supply coupled to a backup controller.
- the backup controller is coupled to a backup storage device.
- a primary power supply is deactivated (e.g., fails)
- an alarm unit and the secondary power supply is activated.
- the backup controller will backup any data stored on any SSDs of the storage system (as well as any data stored in main memory of the storage system or in main memory of any host server connected thereto).
- the primary power supply is reactivated, the secondary power supply (and the alarm unit) is deactivated, and all data backed up is restored to its original source.
- a first aspect of the present invention provides a system for backing up and restoring a semiconductor storage device (SSD), comprising: a secondary power supply coupled to an SSD backup controller (module/unit); an alarm unit coupled to the SSD backup controller; a backup storage device coupled to the SSD backup controller; and at least one SSD memory disk unit coupled to the SSD backup controller, wherein the alarm unit and the secondary power supply is activated in response to a deactivation of a primary power supply, and wherein the backup controller backs up SSD data stored on the at least one SSD memory disk unit to the backup storage device in response to the deactivation of the primary power supply.
- SSD semiconductor storage device
- a second aspect of the present invention provides a method for backing up and restoring a semiconductor storage device (SSD), comprising: coupling a secondary power supply and an alarm unit to an SSD backup controller; coupling a backup storage device to the SSD backup controller; coupling at least one SSD memory disk unit to the SSD backup controller; activating the alarm unit and secondary power supply in response to a deactivation of a primary power supply; and backing up SSD data stored on the at least one SSD memory disk unit to the backup storage device using the backup controller in response to the deactivation of the primary power supply.
- SSD semiconductor storage device
- a third aspect of the present invention provides A method for backing up and restoring a semiconductor storage device (SSD), comprising: coupling a secondary power supply and an alarm unit to an SSD backup controller; coupling a backup storage device to the SSD backup controller; coupling at least one SSD memory disk unit to the SSD backup controller; activating the alarm unit and secondary power supply in response to a deactivation of a primary power supply; and backing up SSD data stored on the at least one SSD memory disk unit to the backup storage device using the backup controller in response to the deactivation of the primary power supply.
- SSD semiconductor storage device
- FIG. 1 is a diagram schematically illustrating a configuration of a storage device of a PCI-Express (PCI-e) type according to an embodiment.
- PCI-e PCI-Express
- FIG. 2 is a diagram schematically illustrating a configuration of the high speed SSD of FIG. 1 .
- FIG. 3 is a diagram schematically illustrating a configuration of a controller unit in FIG. 1 .
- FIG. 4 is a diagram schematically illustrating a configuration of an alarm-based backup and restoration system for an SSD according to an embodiment of the present invention.
- FIG. 5 is a diagram schematically illustrating the alarm-based backup and restoration system of FIG. 4 as implemented within a single SSD system according to an embodiment of the present invention.
- FIG. 6 is a diagram schematically illustrating the alarm-based backup and restoration system of FIG. 4 as implemented within a networked SSD system according to an embodiment of the present invention.
- RAID means redundant array of independent disks (originally redundant array of inexpensive disks).
- RAID technology is a way of storing the same data in different places (thus, redundantly) on multiple hard disks. By placing data on multiple disks, I/O (input/output) operations can overlap in a balanced way, improving performance. Since multiple disks increase the mean time between failures (MTBF), storing data redundantly also increases fault tolerance.
- PCI-Express PCI-e
- Embodiments of the present invention provide backup and restoration functions for a storage device of a PCI-Express (PCI-e) type that support a low-speed data processing speed for a host.
- PCI-e PCI-Express
- embodiments of this invention provide backup and restoration functions for one or more (i.e., a set of) semiconductor storage devices (SSDs).
- the present invention provides an alarm unit and a secondary power supply coupled to a backup controller.
- the backup controller is coupled to a backup storage device.
- a primary power supply is deactivated (e.g., fails)
- an alarm unit and the secondary power supply is activated.
- the backup controller will backup any data stored on any SSDs of the storage system (as well as any data stored in main memory of the storage system or in main memory of any host server connected thereto).
- the primary power supply is reactivated, the secondary power supply (and the alarm unit) is deactivated, and all data backed up is restored to its original source.
- the storage device of a PCI-Express (PCI-e) type supports a low-speed data processing speed for a host by adjusting synchronization of a data signal transmitted/received between the host and a memory disk during data communications between the host and the memory disk through a PCI-Express interface, and simultaneously supports a high-speed data processing speed for the memory disk, thereby supporting the performance of the memory to enable high-speed data processing in an existing interface environment at the maximum.
- PCI-Express technology will be utilized in a typical embodiment, other alternatives are possible.
- the present invention could utilize Serial Attached Small Computer System Interface (SAS)/Serial Advanced Technology Advancement (SATA) technology in which a SAS/SATA type storage device is provided that utilizes a SAS/SATA interface.
- SAS Serial Attached Small Computer System Interface
- SATA Serial Advanced Technology Advancement
- FIG. 1 a diagram schematically illustrating a configuration of a PCI-Express type, RAID controlled semiconductor storage device (e.g., for providing storage for a serially attached computer device) according to an embodiment of the invention is shown. As depicted, FIG. 1
- FIG. 1 shows a RAID controlled PCI-Express type storage device 110 according to an embodiment of the invention which includes a memory disk unit 100 comprising: a plurality of memory disks having a plurality of volatile semiconductor memories (also referred to herein as high-speed SSDs 100 ); a RAID controller 800 coupled to SSDs 100 ; an interface unit 200 (e.g., PCI-Express host) which interfaces between the memory disk unit and a host; a controller unit 300 ; an auxiliary power source unit 400 that is charged to maintain a predetermined power using the power transferred from the host through the PCI-Express host interface unit; a power source control unit 500 that supplies the power transferred from the host through the PCI-Express host interface unit to the controller unit, the memory disk unit, the backup storage unit, and the backup control unit which, when the power transferred from the host through the PCI-Express host interface unit is blocked or an error occurs in the power transferred from the host, receives power from the auxiliary power source unit and supplies the power to the memory disk unit through the controller
- the memory disk unit 100 includes a plurality of memory disks provided with a plurality of volatile semiconductor memories for high-speed data input/output (for example, DDR, DDR2, DDR3, SDRAM, and the like), and inputs and outputs data according to the control of the controller 300 .
- the memory disk unit 100 may have a configuration in which the memory disks are arrayed in parallel.
- the PCI-Express host interface unit 200 interfaces between a host and the memory disk unit 100 .
- the host may be a computer system or the like, which is provided with a PCI-Express interface and a power source supply device.
- the controller unit 300 adjusts synchronization of data signals transmitted/received between the PCI-Express host interface unit 200 and the memory disk unit 100 to control a data transmission/reception speed between the PCI-Express host interface unit 200 and the memory disk unit 100 .
- a PCI-e type RAID controller 800 can be directly coupled to any quantity of SSDs 100 . Among other things, this allows for optimum control of SSDs 100 .
- the use of a RAID controller 800 :
- SSD/memory disk unit 100 comprises: a host interface 202 (e.g., PCI-Express host) (which can be interface 200 of FIG. 1 , or a separate interface as shown); a Direct Memory Access (DMA) controller 302 interfacing with a backup controller 700 ; an ECC controller; and a memory controller 306 for controlling one or more blocks 604 of memory 602 that are used as high-speed storage. Also shown are backup controller 700 coupled to DMA controller 302 and backup storage unit 600 A coupled to backup controller 700 .
- host interface 202 e.g., PCI-Express host
- DMA Direct Memory Access
- backup controller 700 coupled to DMA controller 302 and backup storage unit 600 A coupled to backup controller 700 .
- DMA is a feature of modern computers and microprocessors that allows certain hardware subsystems within the computer to access system memory for reading and/or writing independently of the central processing unit.
- Many hardware systems use DMA including disk drive controllers, graphics cards, network cards, and sound cards.
- DMA is also used for intra-chip data transfer in multi-core processors, especially in multiprocessor system-on-chips, where its processing element is equipped with a local memory (often called scratchpad memory) and DMA is used for transferring data between the local memory and the main memory.
- Computers that have DMA channels can transfer data to and from devices with much less CPU overhead than computers without a DMA channel.
- a processing element inside a multi-core processor can transfer data to and from its local memory without occupying its processor time and allowing computation and data transfer concurrency.
- DMA dynamic random access memory
- PIO programmed input/output
- the CPU is typically fully occupied for the entire duration of the read or write operation, and is thus unavailable to perform other work.
- DMA the CPU would initiate the transfer, do other operations while the transfer is in progress, and receive an interrupt from the DMA controller once the operation has been done. This is especially useful in real-time computing applications where not stalling behind concurrent operations is critical.
- the controller unit 300 of FIG. 1 is shown as comprising: a memory control module 310 which controls data input/output of the memory disk unit 100 ; a DMA control module 320 which controls the memory control module 310 to store the data in the memory disk unit 100 , or reads data from the memory disk unit 100 to provide the data to the host, according to an instruction from the host received through the PCI-Express host interface unit 200 ; a buffer 330 which buffers data according to the control of the DMA control module 320 ; a synchronization control module 340 which, when receiving a data signal corresponding to the data read from the memory disk unit 100 by the control of the DMA control module 320 through the DMA control module 320 and the memory control module 310 , adjusts synchronization of a data signal so as to have a communication speed corresponding to a PCI-Express communications protocol to transmit the synchronized data signal to the PCI-Express host interface unit 200 , and, when receiving a data signal from the host through
- the high-speed interface module 350 includes a buffer having a double buffer structure and a buffer having a circular queue structure, and processes the data transmitted/received between the synchronization control module 340 and the DMA control module 320 without loss at high speed by buffering the data and adjusting data clocks.
- FIGS. 4-6 a more detailed diagram of a backup and restoration system for a SSD is shown.
- system 900 is shown comprising: an alarm unit 902 coupled to backup controller 700 ; and a main controller unit 300 coupled to a storage device controller 360 , which itself is coupled to disk storage units 110 , and a set (one or more) of SSD memory disk units (hereinafter SSDs 100 ).
- FIG. 4 further shows a primary power supply 410 coupled to an uninterruptable power supply (UPS 420 ) for providing primary power to system 900 .
- UPS 420 uninterruptable power supply
- a secondary power supply 430 is coupled to SSD backup controller 700 , a backup storage device 600 A, and an at least one SSD memory disk unit 100 .
- alarm unit 902 and secondary power supply 430 is activated in response to a deactivation of primary power supply 410 .
- backup controller 700 backs up SSD data stored on the SSDs 100 to backup storage device 600 A.
- secondary power supply 430 (and optionally alarm unit 902 ) is deactivated when the backup of the SSD data is complete. Then, when primary power supply 410 is reactivated, backup controller 700 restores the SSD data to the SSDs 100 from backup storage device 600 A.
- system 910 comprises: an alarm unit 902 coupled to SSD backup controller 700 ; a main controller unit 300 coupled to a storage device controller 360 , which itself is coupled to main memory (cache) 120 , a flash SSD 130 , a high density drive (HDD) 140 , and a double data rate (DDR) SSD 150 .
- FIG. 5 further shows a primary power supply 410 coupled to an uninterruptable power supply (UPS 420 ) for providing primary power to system 910 .
- UPS 420 uninterruptable power supply
- a secondary power supply 430 is coupled to SSD backup controller 700 and a backup storage device 600 A, as well as main memory 120 and DDR SSD 150 .
- alarm unit 902 and secondary power supply 430 is activated in response to a deactivation of primary power supply 410 .
- backup controller 700 backs up SSD data stored on the SSDs 100 (see FIG. 4 ), as well as main memory data from main memory 120 to backup storage device 600 A.
- secondary power supply 430 (and optionally alarm unit 902 ) is deactivated when the backup of the SSD data is complete. Then, when primary power supply 410 is reactivated, backup controller 700 restores the SSD data to the SSDs 100 and main memory data to main memory 120 from backup storage device 600 A.
- FIG. 6 shows these concepts in a more complex networked scenario.
- a host server 920 is coupled to a storage system 930 .
- Storage system 930 comprises: an alarm unit 902 A coupled to SSD backup controller 700 ; and a storage controller 370 coupled to a storage device controller 360 , which itself is coupled to main memory (cache) 120 , a flash SSD 130 , a high density drive (HDD) 140 , and a double data rate (DDR) SSD 150 .
- main memory cache
- flash SSD 130 a high density drive (HDD) 140
- DDR double data rate
- Host server 920 comprises: an alarm unit 902 B coupled to SSD backup controller 700 ; and a main controller unit 300 coupled to a storage device controller 360 , which itself is coupled to main memory (cache) 120 , a flash SSD 130 , a high density drive (HDD) 140 , and a fibre channel (FC) controller 160 .
- FIG. 6 further shows a primary power supply 410 coupled to an uninterruptable power supply (UPS 420 ) for providing primary power to host server 920 and storage system 930 .
- a secondary power supply 430 is coupled to an SSD backup controller 700 , a backup storage device 600 A, main memory 120 and DDR SSD 150 of storage system 930 , and main memory 120 of host server 920 .
- alarm units 902 A-B and secondary power supply 430 are activated in response to a deactivation of primary power supply 410 .
- backup controller 700 backs up SSD data stored on the SSDs 100 , storage system data from main memory 120 of storage system 930 , and server data from main memory 120 of host server 920 to backup storage device 600 A.
- secondary power supply 430 (and optionally alarm units 902 A-B) is deactivated when the backup of the SSD data is complete.
- backup controller 700 restores the SSD data, the storage system data, and the server data to the SSDs 100 , main memory 120 of storage system 920 , and main memory 120 of host server 920 , respectively
- auxiliary power source unit 400 may be configured as a rechargeable battery or the like, so that it is normally charged to maintain a predetermined power using power transferred from the host through the PCI-Express host interface unit 200 and supplies the charged power to the power source control unit 500 according to the control of the power source control unit 500 .
- the power source control unit 500 supplies the power transferred from the host through the PCI-Express host interface unit 200 to the controller unit 300 , the memory disk unit 100 , the backup storage unit 600 A-B, and the backup control unit 700 .
- the power source control unit 500 receives power from the auxiliary power source unit 400 and supplies the power to the memory disk unit 100 through the controller unit 300 .
- the backup storage unit 600 A-B is configured as a low-speed non-volatile storage device such as a hard disk and stores data of the memory disk unit 100 .
- the backup control unit 700 backs up data stored in the memory disk unit 100 in the backup storage unit 600 A-B by controlling the data input/output of the backup storage unit 600 A-B and backs up the data stored in the memory disk unit 100 in the backup storage unit 600 A-B according to an instruction from the host, or when an error occurs in the power source of the host due to a deviation of the power transmitted from the host deviates from the threshold value.
- the storage device of a serial-attached small computer system interface/serial advanced technology attachment (PCI-Express) type supports a low-speed data processing speed for a host by adjusting synchronization of a data signal transmitted/received between the host and a memory disk during data communications between the host and the memory disk through a PCI-Express interface, and simultaneously supports a high-speed data processing speed for the memory disk, thereby supporting the performance of the memory to enable high-speed data processing in an existing interface environment at the maximum.
- PCI-Express serial-attached small computer system interface/serial advanced technology attachment
Abstract
Description
- This application is related in some aspects to commonly-owned, co-pending application Ser. No. 12/758,937, entitled “SEMICONDUCTOR STORAGE DEVICE”, filed on Apr. 13, 2010, the entire contents of which are herein incorporated by reference. This application is also related in some aspects to commonly-owned, co-pending application Ser. No. 12/771,136, entitled BACKUP AND RESTORATION FOR A SEMICONDUCTOR STORAGE DEVICE”, filed on Apr. 30, 2010, the entire contents of which are herein incorporated by reference.
- The present invention relates to a semiconductor storage device of a PCI-Express (PCI-e) type. Specifically, the present invention relates to backup and restoration for a storage device of a PCI-Express type.
- As the need for more computer storage grows, more efficient solutions are being sought. As is known, there are various hard disk solutions that store/read data in a mechanical manner as a data storage medium. Unfortunately, data processing speed associated with hard disks is often slow. Moreover, existing solutions still use interfaces that cannot catch up with the data processing speed of memory disks having high-speed data input/output performance as an interface between the data storage medium and the host. Therefore, there is a problem in the existing area in that the performance of the memory disk cannot be property utilized.
- Embodiments of the present invention provide backup and restoration functions for a storage device of a PCI-Express (PCI-e) type that support a low-speed data processing speed for a host. Specifically, embodiments of this invention provide backup and restoration functions for one or more (i.e., a set of) semiconductor storage devices (SSDs). In general, the present invention provides an alarm unit and a secondary power supply coupled to a backup controller. The backup controller is coupled to a backup storage device. When a primary power supply is deactivated (e.g., fails), an alarm unit and the secondary power supply is activated. In response to this activation, the backup controller will backup any data stored on any SSDs of the storage system (as well as any data stored in main memory of the storage system or in main memory of any host server connected thereto). When the primary power supply is reactivated, the secondary power supply (and the alarm unit) is deactivated, and all data backed up is restored to its original source.
- A first aspect of the present invention provides a system for backing up and restoring a semiconductor storage device (SSD), comprising: a secondary power supply coupled to an SSD backup controller (module/unit); an alarm unit coupled to the SSD backup controller; a backup storage device coupled to the SSD backup controller; and at least one SSD memory disk unit coupled to the SSD backup controller, wherein the alarm unit and the secondary power supply is activated in response to a deactivation of a primary power supply, and wherein the backup controller backs up SSD data stored on the at least one SSD memory disk unit to the backup storage device in response to the deactivation of the primary power supply.
- A second aspect of the present invention provides a method for backing up and restoring a semiconductor storage device (SSD), comprising: coupling a secondary power supply and an alarm unit to an SSD backup controller; coupling a backup storage device to the SSD backup controller; coupling at least one SSD memory disk unit to the SSD backup controller; activating the alarm unit and secondary power supply in response to a deactivation of a primary power supply; and backing up SSD data stored on the at least one SSD memory disk unit to the backup storage device using the backup controller in response to the deactivation of the primary power supply.
- A third aspect of the present invention provides A method for backing up and restoring a semiconductor storage device (SSD), comprising: coupling a secondary power supply and an alarm unit to an SSD backup controller; coupling a backup storage device to the SSD backup controller; coupling at least one SSD memory disk unit to the SSD backup controller; activating the alarm unit and secondary power supply in response to a deactivation of a primary power supply; and backing up SSD data stored on the at least one SSD memory disk unit to the backup storage device using the backup controller in response to the deactivation of the primary power supply.
- These and other features of this invention will be more readily understood from the following detailed description of the various aspects of the invention taken in conjunction with the accompanying drawings in which:
-
FIG. 1 is a diagram schematically illustrating a configuration of a storage device of a PCI-Express (PCI-e) type according to an embodiment. -
FIG. 2 is a diagram schematically illustrating a configuration of the high speed SSD ofFIG. 1 . -
FIG. 3 is a diagram schematically illustrating a configuration of a controller unit inFIG. 1 . -
FIG. 4 is a diagram schematically illustrating a configuration of an alarm-based backup and restoration system for an SSD according to an embodiment of the present invention. -
FIG. 5 is a diagram schematically illustrating the alarm-based backup and restoration system ofFIG. 4 as implemented within a single SSD system according to an embodiment of the present invention. -
FIG. 6 is a diagram schematically illustrating the alarm-based backup and restoration system ofFIG. 4 as implemented within a networked SSD system according to an embodiment of the present invention. - The drawings are not necessarily to scale. The drawings are merely schematic representations, not intended to portray specific parameters of the invention. The drawings are intended to depict only typical embodiments of the invention, and therefore should not be considered as limiting the scope of the invention. In the drawings, like numbering represents like elements.
- Exemplary embodiments now will be described more fully herein with reference to the accompanying drawings, in which exemplary embodiments are shown. This disclosure may, however, be embodied in many different forms and should not be construed as limited to the exemplary embodiments set forth therein. Rather, these exemplary embodiments are provided so that this disclosure will be thorough and complete and will fully convey the scope of this disclosure to those skilled in the art. In the description, details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the presented embodiments.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limited to this disclosure. As used herein, the singular forms “a”, “an”, and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. Furthermore, the use of the terms “a”, “an”, etc. do not denote a limitation of quantity, but rather denote the presence of at least one of the referenced items. It will be further understood that the terms “comprises” and/or “comprising”, or “includes” and/or “including”, when used in this specification, specify the presence of stated features, regions, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, regions, integers, steps, operations, elements, components, and/or groups thereof. Moreover, as used herein, the term RAID means redundant array of independent disks (originally redundant array of inexpensive disks). In general, RAID technology is a way of storing the same data in different places (thus, redundantly) on multiple hard disks. By placing data on multiple disks, I/O (input/output) operations can overlap in a balanced way, improving performance. Since multiple disks increase the mean time between failures (MTBF), storing data redundantly also increases fault tolerance.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art. It will be further understood that terms such as those defined in commonly used dictionaries should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and the present disclosure, and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
- Hereinafter, a storage device of a PCI-Express (PCI-e) type according to an embodiment will be described in detail with reference to the accompanying drawings.
- Embodiments of the present invention provide backup and restoration functions for a storage device of a PCI-Express (PCI-e) type that support a low-speed data processing speed for a host. Specifically, embodiments of this invention provide backup and restoration functions for one or more (i.e., a set of) semiconductor storage devices (SSDs). In general, the present invention provides an alarm unit and a secondary power supply coupled to a backup controller. The backup controller is coupled to a backup storage device. When a primary power supply is deactivated (e.g., fails), an alarm unit and the secondary power supply is activated. In response to this activation, the backup controller will backup any data stored on any SSDs of the storage system (as well as any data stored in main memory of the storage system or in main memory of any host server connected thereto). When the primary power supply is reactivated, the secondary power supply (and the alarm unit) is deactivated, and all data backed up is restored to its original source.
- The storage device of a PCI-Express (PCI-e) type supports a low-speed data processing speed for a host by adjusting synchronization of a data signal transmitted/received between the host and a memory disk during data communications between the host and the memory disk through a PCI-Express interface, and simultaneously supports a high-speed data processing speed for the memory disk, thereby supporting the performance of the memory to enable high-speed data processing in an existing interface environment at the maximum. It is understood in advance that although PCI-Express technology will be utilized in a typical embodiment, other alternatives are possible. For example, the present invention could utilize Serial Attached Small Computer System Interface (SAS)/Serial Advanced Technology Advancement (SATA) technology in which a SAS/SATA type storage device is provided that utilizes a SAS/SATA interface.
- Referring now to
FIG. 1 , a diagram schematically illustrating a configuration of a PCI-Express type, RAID controlled semiconductor storage device (e.g., for providing storage for a serially attached computer device) according to an embodiment of the invention is shown. As depicted,FIG. 1 shows a RAID controlled PCI-Expresstype storage device 110 according to an embodiment of the invention which includes amemory disk unit 100 comprising: a plurality of memory disks having a plurality of volatile semiconductor memories (also referred to herein as high-speed SSDs 100); aRAID controller 800 coupled toSSDs 100; an interface unit 200 (e.g., PCI-Express host) which interfaces between the memory disk unit and a host; acontroller unit 300; an auxiliarypower source unit 400 that is charged to maintain a predetermined power using the power transferred from the host through the PCI-Express host interface unit; a powersource control unit 500 that supplies the power transferred from the host through the PCI-Express host interface unit to the controller unit, the memory disk unit, the backup storage unit, and the backup control unit which, when the power transferred from the host through the PCI-Express host interface unit is blocked or an error occurs in the power transferred from the host, receives power from the auxiliary power source unit and supplies the power to the memory disk unit through the controller unit; abackup storage unit 600A-B that stores data of the memory disk unit; and abackup controller 700 that backs up data stored in the memory disk unit in the backup storage unit, according to an instruction from the host or when an error occurs in the power transmitted from the host; and a redundant array of independent disks (RAID)controller 800 coupled tomemory disk unit 100,controller 300, and aninternal backup controller 700. - The
memory disk unit 100 includes a plurality of memory disks provided with a plurality of volatile semiconductor memories for high-speed data input/output (for example, DDR, DDR2, DDR3, SDRAM, and the like), and inputs and outputs data according to the control of thecontroller 300. Thememory disk unit 100 may have a configuration in which the memory disks are arrayed in parallel. - The PCI-Express
host interface unit 200 interfaces between a host and thememory disk unit 100. The host may be a computer system or the like, which is provided with a PCI-Express interface and a power source supply device. - The
controller unit 300 adjusts synchronization of data signals transmitted/received between the PCI-Expresshost interface unit 200 and thememory disk unit 100 to control a data transmission/reception speed between the PCI-Expresshost interface unit 200 and thememory disk unit 100. - As depicted, a PCI-e
type RAID controller 800 can be directly coupled to any quantity ofSSDs 100. Among other things, this allows for optimum control ofSSDs 100. The use of a RAID controller 800: -
- 1. Supports the current backup/restore operations.
- 2. Provides additional and improved backup function by performing the following:
- a) the
internal backup controller 700 determines the backup (user's request order or the status monitor detects power supply problems); - b) the
internal backup controller 700 requests a data backup to SSDs; - c) the
internal backup controller 700 requests an internal backup device to backup data immediately; - d) the
internal backup controller 700 monitors the status of the backup for the SSDs and internal backup controller; and - e) the
internal backup controller 700 reports the internal backup controller's status and end-op.
- a) the
- 3. Provides additional and improved restore function by performing the following:
- a) the
internal backup controller 700 determines the restore (user's request order or the status monitor detects power supply problems); - b) the
internal backup controller 700 requests a data restore to the SSDs; - c) the
internal backup controller 700 requests an internal backup device to restore data immediately; - d) the
internal backup controller 700 monitors the status of the restore for the SSDs and internal backup controller; and - e) the
internal backup controller 700 reports the internal backup controller status and end-op.
- a) the
- Referring now to
FIG. 2 , a diagram schematically illustrating a configuration of thehigh speed SSD 100 is shown. As depicted, SSD/memory disk unit 100 comprises: a host interface 202 (e.g., PCI-Express host) (which can be interface 200 ofFIG. 1 , or a separate interface as shown); a Direct Memory Access (DMA)controller 302 interfacing with abackup controller 700; an ECC controller; and amemory controller 306 for controlling one ormore blocks 604 ofmemory 602 that are used as high-speed storage. Also shown arebackup controller 700 coupled toDMA controller 302 andbackup storage unit 600A coupled tobackup controller 700. - In general, DMA is a feature of modern computers and microprocessors that allows certain hardware subsystems within the computer to access system memory for reading and/or writing independently of the central processing unit. Many hardware systems use DMA including disk drive controllers, graphics cards, network cards, and sound cards. DMA is also used for intra-chip data transfer in multi-core processors, especially in multiprocessor system-on-chips, where its processing element is equipped with a local memory (often called scratchpad memory) and DMA is used for transferring data between the local memory and the main memory. Computers that have DMA channels can transfer data to and from devices with much less CPU overhead than computers without a DMA channel. Similarly, a processing element inside a multi-core processor can transfer data to and from its local memory without occupying its processor time and allowing computation and data transfer concurrency.
- Without DMA, using programmed input/output (PIO) mode for communication with peripheral devices, or load/store instructions in the case of multi-core chips, the CPU is typically fully occupied for the entire duration of the read or write operation, and is thus unavailable to perform other work. With DMA, the CPU would initiate the transfer, do other operations while the transfer is in progress, and receive an interrupt from the DMA controller once the operation has been done. This is especially useful in real-time computing applications where not stalling behind concurrent operations is critical.
- Referring now to
FIG. 3 , the controller unit 300 ofFIG. 1 is shown as comprising: a memory control module 310 which controls data input/output of the memory disk unit 100; a DMA control module 320 which controls the memory control module 310 to store the data in the memory disk unit 100, or reads data from the memory disk unit 100 to provide the data to the host, according to an instruction from the host received through the PCI-Express host interface unit 200; a buffer 330 which buffers data according to the control of the DMA control module 320; a synchronization control module 340 which, when receiving a data signal corresponding to the data read from the memory disk unit 100 by the control of the DMA control module 320 through the DMA control module 320 and the memory control module 310, adjusts synchronization of a data signal so as to have a communication speed corresponding to a PCI-Express communications protocol to transmit the synchronized data signal to the PCI-Express host interface unit 200, and, when receiving a data signal from the host through the PCI-Express host interface unit 200, adjusts synchronization of the data signal so as to have a transmission speed corresponding to a communications protocol (for example, PCI, PCI-x, or PCI-e, and the like) used by the memory disk unit 100 to transmit the synchronized data signal to the memory disk unit 100 through the DMA control module 320 and the memory control module 310; and a high-speed interface module 350 which processes the data transmitted/received between the synchronization control module 340 and the DMA control module 320 at high speed. Here, the high-speed interface module 350 includes a buffer having a double buffer structure and a buffer having a circular queue structure, and processes the data transmitted/received between thesynchronization control module 340 and theDMA control module 320 without loss at high speed by buffering the data and adjusting data clocks. - Referring now to
FIGS. 4-6 , a more detailed diagram of a backup and restoration system for a SSD is shown. As first depicted inFIG. 4 ,system 900 is shown comprising: analarm unit 902 coupled tobackup controller 700; and amain controller unit 300 coupled to astorage device controller 360, which itself is coupled todisk storage units 110, and a set (one or more) of SSD memory disk units (hereinafter SSDs 100).FIG. 4 further shows aprimary power supply 410 coupled to an uninterruptable power supply (UPS 420) for providing primary power tosystem 900. Still yet, under the present invention asecondary power supply 430 is coupled toSSD backup controller 700, abackup storage device 600A, and an at least one SSDmemory disk unit 100. - In general,
alarm unit 902 andsecondary power supply 430 is activated in response to a deactivation ofprimary power supply 410. When this happens,backup controller 700 backs up SSD data stored on theSSDs 100 tobackup storage device 600A. Under this embodiment, secondary power supply 430 (and optionally alarm unit 902) is deactivated when the backup of the SSD data is complete. Then, whenprimary power supply 410 is reactivated,backup controller 700 restores the SSD data to theSSDs 100 frombackup storage device 600A. - This embodiment is shown in greater detail in conjunction with the
single SSD system 910 ofFIG. 5 . Similar tosystem 900 ofFIG. 4 ,system 910 comprises: analarm unit 902 coupled toSSD backup controller 700; amain controller unit 300 coupled to astorage device controller 360, which itself is coupled to main memory (cache) 120, aflash SSD 130, a high density drive (HDD) 140, and a double data rate (DDR)SSD 150.FIG. 5 further shows aprimary power supply 410 coupled to an uninterruptable power supply (UPS 420) for providing primary power tosystem 910. Still yet, under the present invention asecondary power supply 430 is coupled toSSD backup controller 700 and abackup storage device 600A, as well asmain memory 120 andDDR SSD 150. - In general,
alarm unit 902 andsecondary power supply 430 is activated in response to a deactivation ofprimary power supply 410. When this happens,backup controller 700 backs up SSD data stored on the SSDs 100 (seeFIG. 4 ), as well as main memory data frommain memory 120 tobackup storage device 600A. Under this embodiment, secondary power supply 430 (and optionally alarm unit 902) is deactivated when the backup of the SSD data is complete. Then, whenprimary power supply 410 is reactivated,backup controller 700 restores the SSD data to theSSDs 100 and main memory data tomain memory 120 frombackup storage device 600A. -
FIG. 6 shows these concepts in a more complex networked scenario. As depicted, ahost server 920 is coupled to astorage system 930.Storage system 930 comprises: analarm unit 902A coupled toSSD backup controller 700; and astorage controller 370 coupled to astorage device controller 360, which itself is coupled to main memory (cache) 120, aflash SSD 130, a high density drive (HDD) 140, and a double data rate (DDR)SSD 150.Host server 920 comprises: analarm unit 902B coupled toSSD backup controller 700; and amain controller unit 300 coupled to astorage device controller 360, which itself is coupled to main memory (cache) 120, aflash SSD 130, a high density drive (HDD) 140, and a fibre channel (FC)controller 160. -
FIG. 6 further shows aprimary power supply 410 coupled to an uninterruptable power supply (UPS 420) for providing primary power to hostserver 920 andstorage system 930. Still yet, under the present invention, asecondary power supply 430 is coupled to anSSD backup controller 700, abackup storage device 600A,main memory 120 andDDR SSD 150 ofstorage system 930, andmain memory 120 ofhost server 920. - In general,
alarm units 902A-B andsecondary power supply 430 are activated in response to a deactivation ofprimary power supply 410. When this happens,backup controller 700 backs up SSD data stored on theSSDs 100, storage system data frommain memory 120 ofstorage system 930, and server data frommain memory 120 ofhost server 920 tobackup storage device 600A. Under this embodiment, secondary power supply 430 (andoptionally alarm units 902A-B) is deactivated when the backup of the SSD data is complete. Then, whenprimary power supply 410 is reactivated,backup controller 700 restores the SSD data, the storage system data, and the server data to theSSDs 100,main memory 120 ofstorage system 920, andmain memory 120 ofhost server 920, respectively - These operations are further described in the flow shown below:
-
- 1. Normal Operation
- a. AC power supplied the power to the sub power(UPS) device
- b. The sub power (UPS) recharges volatile device backup batteries.
- c. System uses the sub power (UPS) to run the system.
- d. This battery is not used for the normal operation. It uses the primary power to recharge the battery.
- e. The secondary power is not used in order to save the power.
- 2. Emergency Operation
- a. Backup
- i. AC power off→sub power (UPS) power supply off→the secondary power supply (battery) and alarm unit activate.
- ii. Secondary power will supply the DC power to the SSD module backup controller, and the backup storage device.
- iii. The SSD module backup controller will automatically backup the data from the SSD device to the backup storage device. When the backup is completed, it signals to the battery that the operation is completed.
- iv. The battery system stops the secondary power supply.
- b. Restore
- i. When AC power is restored, the primary power supply is reconnected by the sub power (UPS). When the primary power supply is active, then the battery system senses it and notifies the backup controller
- ii. SSD module backup controller restores the data from the backup storage device to the SSD storage device.
- iii. When restored, it sends a signal to the battery system and the battery stops the secondary power and alarm unit.
- a. Backup
- 1. Normal Operation
- Referring back to
FIG. 1 , auxiliarypower source unit 400 may be configured as a rechargeable battery or the like, so that it is normally charged to maintain a predetermined power using power transferred from the host through the PCI-Expresshost interface unit 200 and supplies the charged power to the powersource control unit 500 according to the control of the powersource control unit 500. - The power
source control unit 500 supplies the power transferred from the host through the PCI-Expresshost interface unit 200 to thecontroller unit 300, thememory disk unit 100, thebackup storage unit 600A-B, and thebackup control unit 700. - In addition, when an error occurs in a power source of the host because the power transmitted from the host through the PCI-Express
host interface unit 200 is blocked, or the power transmitted from the host deviates from a threshold value, the powersource control unit 500 receives power from the auxiliarypower source unit 400 and supplies the power to thememory disk unit 100 through thecontroller unit 300. - The
backup storage unit 600A-B is configured as a low-speed non-volatile storage device such as a hard disk and stores data of thememory disk unit 100. - The
backup control unit 700 backs up data stored in thememory disk unit 100 in thebackup storage unit 600A-B by controlling the data input/output of thebackup storage unit 600A-B and backs up the data stored in thememory disk unit 100 in thebackup storage unit 600A-B according to an instruction from the host, or when an error occurs in the power source of the host due to a deviation of the power transmitted from the host deviates from the threshold value. - The storage device of a serial-attached small computer system interface/serial advanced technology attachment (PCI-Express) type supports a low-speed data processing speed for a host by adjusting synchronization of a data signal transmitted/received between the host and a memory disk during data communications between the host and the memory disk through a PCI-Express interface, and simultaneously supports a high-speed data processing speed for the memory disk, thereby supporting the performance of the memory to enable high-speed data processing in an existing interface environment at the maximum.
- While the exemplary embodiments have been shown and described, it will be understood by those skilled in the art that various changes in form and details may be made thereto without departing from the spirit and scope of this disclosure as defined by the appended claims. In addition, many modifications can be made to adapt a particular situation or material to the teachings of this disclosure without departing from the essential scope thereof. Therefore, it is intended that this disclosure not be limited to the particular exemplary embodiments disclosed as the best mode contemplated for carrying out this disclosure, but that this disclosure will include all embodiments falling within the scope of the appended claims.
- The foregoing description of various aspects of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed and, obviously, many modifications and variations are possible. Such modifications and variations that may be apparent to a person skilled in the art are intended to be included within the scope of the invention as defined by the accompanying claims.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/025,270 US8954798B2 (en) | 2011-02-11 | 2011-02-11 | Alarm-based backup and restoration for a semiconductor storage device |
PCT/KR2012/001051 WO2012108739A2 (en) | 2011-02-11 | 2012-02-13 | Alarm-based backup and restoration for a semiconductor storage device |
KR1020120014162A KR101243999B1 (en) | 2011-02-11 | 2012-02-13 | Ararm-based backup and restoration for a semiconductor storage device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/025,270 US8954798B2 (en) | 2011-02-11 | 2011-02-11 | Alarm-based backup and restoration for a semiconductor storage device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120210163A1 true US20120210163A1 (en) | 2012-08-16 |
US8954798B2 US8954798B2 (en) | 2015-02-10 |
Family
ID=46637837
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/025,270 Active 2031-08-03 US8954798B2 (en) | 2011-02-11 | 2011-02-11 | Alarm-based backup and restoration for a semiconductor storage device |
Country Status (3)
Country | Link |
---|---|
US (1) | US8954798B2 (en) |
KR (1) | KR101243999B1 (en) |
WO (1) | WO2012108739A2 (en) |
Cited By (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120131253A1 (en) * | 2010-11-18 | 2012-05-24 | Mcknight Thomas P | Pcie nvram card based on nvdimm |
US20120166699A1 (en) * | 2010-12-22 | 2012-06-28 | Panakaj Kumar | Method and apparatus to provide a high availability solid state drive |
US20130024594A1 (en) * | 2011-07-22 | 2013-01-24 | Byungcheol Cho | Semiconductor storage device-based data restoration |
US20140133257A1 (en) * | 2012-11-15 | 2014-05-15 | Taejin Info Tech Co., Ltd. | Back-up power management for efficient battery usage |
WO2015164794A1 (en) * | 2014-04-25 | 2015-10-29 | Liqid Inc. | Power handling in a scalable storage system |
WO2016209392A1 (en) * | 2015-06-26 | 2016-12-29 | Intel Corporation | High performance persistent memory |
CN106462114A (en) * | 2014-04-25 | 2017-02-22 | 利奇德股份有限公司 | Power handling in a scalable storage system |
US9645902B2 (en) | 2014-06-23 | 2017-05-09 | Liqid Inc. | Modular switched fabric for data storage systems |
CN106778305A (en) * | 2016-12-15 | 2017-05-31 | 深圳市中科鼎创科技股份有限公司 | A kind of device and method that unit data are carried out with continuous data protection |
US10001819B2 (en) | 2014-09-04 | 2018-06-19 | Liqid Inc. | Dual-sided rackmount modular data processing assembly |
US10019388B2 (en) | 2015-04-28 | 2018-07-10 | Liqid Inc. | Enhanced initialization for data storage assemblies |
US10108422B2 (en) | 2015-04-28 | 2018-10-23 | Liqid Inc. | Multi-thread network stack buffering of data frames |
US10180924B2 (en) | 2017-05-08 | 2019-01-15 | Liqid Inc. | Peer-to-peer communication for graphics processing units |
US10191667B2 (en) | 2010-10-10 | 2019-01-29 | Liqid Inc. | Systems and methods for optimizing data storage among a plurality of storage drives |
US10191691B2 (en) | 2015-04-28 | 2019-01-29 | Liqid Inc. | Front-end quality of service differentiation in storage system operations |
US10198183B2 (en) | 2015-02-06 | 2019-02-05 | Liqid Inc. | Tunneling of storage operations between storage nodes |
US10255215B2 (en) | 2016-01-29 | 2019-04-09 | Liqid Inc. | Enhanced PCIe storage device form factors |
US10362107B2 (en) | 2014-09-04 | 2019-07-23 | Liqid Inc. | Synchronization of storage transactions in clustered storage systems |
US10467166B2 (en) | 2014-04-25 | 2019-11-05 | Liqid Inc. | Stacked-device peripheral storage card |
CN110513252A (en) * | 2019-08-30 | 2019-11-29 | 湘电风能有限公司 | A kind of wind power plant SCADA system data abnormality alarming repair system and method |
US10585827B1 (en) | 2019-02-05 | 2020-03-10 | Liqid Inc. | PCIe fabric enabled peer-to-peer communications |
US10592291B2 (en) | 2016-08-12 | 2020-03-17 | Liqid Inc. | Disaggregated fabric-switched computing platform |
US10614022B2 (en) | 2017-04-27 | 2020-04-07 | Liqid Inc. | PCIe fabric connectivity expansion card |
US10660228B2 (en) | 2018-08-03 | 2020-05-19 | Liqid Inc. | Peripheral storage card with offset slot alignment |
US11256649B2 (en) | 2019-04-25 | 2022-02-22 | Liqid Inc. | Machine templates for predetermined compute units |
US11265219B2 (en) | 2019-04-25 | 2022-03-01 | Liqid Inc. | Composed computing systems with converged and disaggregated component pool |
US11294839B2 (en) | 2016-08-12 | 2022-04-05 | Liqid Inc. | Emulated telemetry interfaces for fabric-coupled computing units |
US11442776B2 (en) | 2020-12-11 | 2022-09-13 | Liqid Inc. | Execution job compute unit composition in computing clusters |
US11880326B2 (en) | 2016-08-12 | 2024-01-23 | Liqid Inc. | Emulated telemetry interfaces for computing units |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10528264B2 (en) * | 2016-11-04 | 2020-01-07 | Samsung Electronics Co., Ltd. | Storage device and data processing system including the same |
KR102644941B1 (en) * | 2023-11-03 | 2024-03-07 | 주식회사 직스테크놀로지 | Real-time drawing recovery system using deep learning |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5193176A (en) * | 1990-10-17 | 1993-03-09 | Powercard Supply C.A. | Computer work saving during power interruption |
US5204963A (en) * | 1990-12-07 | 1993-04-20 | Digital Equipment Corporation | Method and apparatus for a backup power controller for volatile random access memory |
US5396637A (en) * | 1993-03-02 | 1995-03-07 | Hewlett-Packard Company | Data processing system with power-fail protected memory module |
US5828823A (en) * | 1995-03-01 | 1998-10-27 | Unisys Corporation | Method and apparatus for storing computer data after a power failure |
US5923099A (en) * | 1997-09-30 | 1999-07-13 | Lam Research Corporation | Intelligent backup power controller |
US7003620B2 (en) * | 2002-11-26 | 2006-02-21 | M-Systems Flash Disk Pioneers Ltd. | Appliance, including a flash memory, that is robust under power failure |
US7028154B2 (en) * | 2002-06-18 | 2006-04-11 | Hewlett-Packard Development Company, L.P. | Procedure to reduce copy time for data backup from short-term to long-term memory |
US20090031072A1 (en) * | 2007-07-25 | 2009-01-29 | Simtek | Hybrid nonvolatile RAM |
US7793061B1 (en) * | 2007-06-29 | 2010-09-07 | Emc Corporation | Techniques for using flash-based memory as a write cache and a vault |
US20110072430A1 (en) * | 2009-09-24 | 2011-03-24 | Avaya Inc. | Enhanced solid-state drive management in high availability and virtualization contexts |
US8074112B1 (en) * | 2007-12-27 | 2011-12-06 | Marvell International Ltd. | Memory backup used in a raid system |
US8635494B2 (en) * | 2010-04-30 | 2014-01-21 | Taejin Info Tech Co., Ltd. | Backup and restoration for a semiconductor storage device |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7966429B2 (en) * | 2007-05-28 | 2011-06-21 | Super Talent Electronics, Inc. | Peripheral devices using phase-change memory |
KR20020092603A (en) | 2001-06-05 | 2002-12-12 | 박종순 | Back-up Power Supply of Computer System |
KR100554541B1 (en) | 2003-12-27 | 2006-03-03 | (주)엔위즈 | storage apparatus based on random access memory |
JP2009025926A (en) | 2007-07-18 | 2009-02-05 | Fujitsu Ltd | Data backup method, data backup program, and data backup device |
KR101425957B1 (en) * | 2007-08-21 | 2014-08-06 | 삼성전자주식회사 | Ecc control circuit and multi channel memory system icluding the same |
KR100928438B1 (en) * | 2008-11-24 | 2009-11-25 | 주식회사 태진인포텍 | Storage of serial attached small computer system interface/serial advanced technology attachment type |
KR101596833B1 (en) | 2009-05-08 | 2016-02-24 | 삼성전자주식회사 | Storage device based on a flash memory and user device including the same |
-
2011
- 2011-02-11 US US13/025,270 patent/US8954798B2/en active Active
-
2012
- 2012-02-13 WO PCT/KR2012/001051 patent/WO2012108739A2/en active Application Filing
- 2012-02-13 KR KR1020120014162A patent/KR101243999B1/en active IP Right Grant
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5193176A (en) * | 1990-10-17 | 1993-03-09 | Powercard Supply C.A. | Computer work saving during power interruption |
US5204963A (en) * | 1990-12-07 | 1993-04-20 | Digital Equipment Corporation | Method and apparatus for a backup power controller for volatile random access memory |
US5396637A (en) * | 1993-03-02 | 1995-03-07 | Hewlett-Packard Company | Data processing system with power-fail protected memory module |
US5828823A (en) * | 1995-03-01 | 1998-10-27 | Unisys Corporation | Method and apparatus for storing computer data after a power failure |
US5923099A (en) * | 1997-09-30 | 1999-07-13 | Lam Research Corporation | Intelligent backup power controller |
US7028154B2 (en) * | 2002-06-18 | 2006-04-11 | Hewlett-Packard Development Company, L.P. | Procedure to reduce copy time for data backup from short-term to long-term memory |
US7003620B2 (en) * | 2002-11-26 | 2006-02-21 | M-Systems Flash Disk Pioneers Ltd. | Appliance, including a flash memory, that is robust under power failure |
US7793061B1 (en) * | 2007-06-29 | 2010-09-07 | Emc Corporation | Techniques for using flash-based memory as a write cache and a vault |
US20090031072A1 (en) * | 2007-07-25 | 2009-01-29 | Simtek | Hybrid nonvolatile RAM |
US8074034B2 (en) * | 2007-07-25 | 2011-12-06 | Agiga Tech Inc. | Hybrid nonvolatile ram |
US8074112B1 (en) * | 2007-12-27 | 2011-12-06 | Marvell International Ltd. | Memory backup used in a raid system |
US20110072430A1 (en) * | 2009-09-24 | 2011-03-24 | Avaya Inc. | Enhanced solid-state drive management in high availability and virtualization contexts |
US8635494B2 (en) * | 2010-04-30 | 2014-01-21 | Taejin Info Tech Co., Ltd. | Backup and restoration for a semiconductor storage device |
Non-Patent Citations (2)
Title |
---|
Wikipedia's Direct Memory Accessversion from December 30, 2010http://en.wikipedia.org/w/index.php?title=Direct_memory_access&oldid=405036772 * |
Wikipedia's RAM parityversion from October 11, 2010http://en.wikipedia.org/w/index.php?title=RAM_parity&oldid=389989078 * |
Cited By (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11366591B2 (en) | 2010-10-10 | 2022-06-21 | Liqid Inc. | Data storage among a plurality of storage drives |
US10191667B2 (en) | 2010-10-10 | 2019-01-29 | Liqid Inc. | Systems and methods for optimizing data storage among a plurality of storage drives |
US10795584B2 (en) | 2010-10-10 | 2020-10-06 | Liqid Inc. | Data storage among a plurality of storage drives |
US8949502B2 (en) * | 2010-11-18 | 2015-02-03 | Nimble Storage, Inc. | PCIe NVRAM card based on NVDIMM |
US20120131253A1 (en) * | 2010-11-18 | 2012-05-24 | Mcknight Thomas P | Pcie nvram card based on nvdimm |
US20120166699A1 (en) * | 2010-12-22 | 2012-06-28 | Panakaj Kumar | Method and apparatus to provide a high availability solid state drive |
US8589723B2 (en) * | 2010-12-22 | 2013-11-19 | Intel Corporation | Method and apparatus to provide a high availability solid state drive |
US20130024594A1 (en) * | 2011-07-22 | 2013-01-24 | Byungcheol Cho | Semiconductor storage device-based data restoration |
US8839024B2 (en) * | 2011-07-22 | 2014-09-16 | Taejin Info Tech Co., Ltd. | Semiconductor storage device-based data restoration |
US20140133257A1 (en) * | 2012-11-15 | 2014-05-15 | Taejin Info Tech Co., Ltd. | Back-up power management for efficient battery usage |
US9082472B2 (en) * | 2012-11-15 | 2015-07-14 | Taejin Info Tech Co., Ltd. | Back-up power management for efficient battery usage |
US10114784B2 (en) | 2014-04-25 | 2018-10-30 | Liqid Inc. | Statistical power handling in a scalable storage system |
WO2015164794A1 (en) * | 2014-04-25 | 2015-10-29 | Liqid Inc. | Power handling in a scalable storage system |
US9678910B2 (en) | 2014-04-25 | 2017-06-13 | Liqid Inc. | Power handling in a scalable storage system |
US10474608B2 (en) | 2014-04-25 | 2019-11-12 | Liqid Inc. | Stacked-device peripheral storage card |
US11269798B2 (en) | 2014-04-25 | 2022-03-08 | Liqid Inc. | Scalable communication fabric system |
US10733130B2 (en) | 2014-04-25 | 2020-08-04 | Liqid Inc. | Scalable storage system |
CN106462114A (en) * | 2014-04-25 | 2017-02-22 | 利奇德股份有限公司 | Power handling in a scalable storage system |
US10983941B2 (en) | 2014-04-25 | 2021-04-20 | Liqid Inc. | Stacked storage drives in storage apparatuses |
US10037296B2 (en) | 2014-04-25 | 2018-07-31 | Liqid Inc. | Power handling in a scalable storage system |
US11816054B2 (en) | 2014-04-25 | 2023-11-14 | Liqid Inc. | Scalable communication switch system |
US10467166B2 (en) | 2014-04-25 | 2019-11-05 | Liqid Inc. | Stacked-device peripheral storage card |
US10754742B2 (en) | 2014-06-23 | 2020-08-25 | Liqid Inc. | Network failover handling in computing systems |
US10180889B2 (en) | 2014-06-23 | 2019-01-15 | Liqid Inc. | Network failover handling in modular switched fabric based data storage systems |
US9645902B2 (en) | 2014-06-23 | 2017-05-09 | Liqid Inc. | Modular switched fabric for data storage systems |
US9798636B2 (en) | 2014-06-23 | 2017-10-24 | Liqid Inc. | Front end traffic handling in modular switched fabric based data storage systems |
US10503618B2 (en) | 2014-06-23 | 2019-12-10 | Liqid Inc. | Modular switched fabric for data storage systems |
US10223315B2 (en) | 2014-06-23 | 2019-03-05 | Liqid Inc. | Front end traffic handling in modular switched fabric based data storage systems |
US10496504B2 (en) | 2014-06-23 | 2019-12-03 | Liqid Inc. | Failover handling in modular switched fabric for data storage systems |
US9684575B2 (en) | 2014-06-23 | 2017-06-20 | Liqid Inc. | Failover handling in modular switched fabric for data storage systems |
US10001819B2 (en) | 2014-09-04 | 2018-06-19 | Liqid Inc. | Dual-sided rackmount modular data processing assembly |
US10362107B2 (en) | 2014-09-04 | 2019-07-23 | Liqid Inc. | Synchronization of storage transactions in clustered storage systems |
US10198183B2 (en) | 2015-02-06 | 2019-02-05 | Liqid Inc. | Tunneling of storage operations between storage nodes |
US10585609B2 (en) | 2015-02-06 | 2020-03-10 | Liqid Inc. | Transfer of storage operations between processors |
US10191691B2 (en) | 2015-04-28 | 2019-01-29 | Liqid Inc. | Front-end quality of service differentiation in storage system operations |
US10402197B2 (en) | 2015-04-28 | 2019-09-03 | Liqid Inc. | Kernel thread network stack buffering |
US10019388B2 (en) | 2015-04-28 | 2018-07-10 | Liqid Inc. | Enhanced initialization for data storage assemblies |
US10423547B2 (en) | 2015-04-28 | 2019-09-24 | Liqid Inc. | Initialization of modular data storage assemblies |
US10108422B2 (en) | 2015-04-28 | 2018-10-23 | Liqid Inc. | Multi-thread network stack buffering of data frames |
US10740034B2 (en) | 2015-04-28 | 2020-08-11 | Liqid Inc. | Front-end quality of service differentiation in data systems |
WO2016209392A1 (en) * | 2015-06-26 | 2016-12-29 | Intel Corporation | High performance persistent memory |
TWI709856B (en) * | 2015-06-26 | 2020-11-11 | 美商英特爾公司 | High performance persistent memory |
US9792190B2 (en) | 2015-06-26 | 2017-10-17 | Intel Corporation | High performance persistent memory |
US10783048B2 (en) | 2015-06-26 | 2020-09-22 | Intel Corporation | High performance persistent memory |
US10990553B2 (en) | 2016-01-29 | 2021-04-27 | Liqid Inc. | Enhanced SSD storage device form factors |
US10255215B2 (en) | 2016-01-29 | 2019-04-09 | Liqid Inc. | Enhanced PCIe storage device form factors |
US10592291B2 (en) | 2016-08-12 | 2020-03-17 | Liqid Inc. | Disaggregated fabric-switched computing platform |
US11294839B2 (en) | 2016-08-12 | 2022-04-05 | Liqid Inc. | Emulated telemetry interfaces for fabric-coupled computing units |
US11880326B2 (en) | 2016-08-12 | 2024-01-23 | Liqid Inc. | Emulated telemetry interfaces for computing units |
US10642659B2 (en) | 2016-08-12 | 2020-05-05 | Liqid Inc. | Telemetry handling for disaggregated fabric-switched computing units |
US11922218B2 (en) | 2016-08-12 | 2024-03-05 | Liqid Inc. | Communication fabric coupled compute units |
US10983834B2 (en) | 2016-08-12 | 2021-04-20 | Liqid Inc. | Communication fabric coupled compute units |
CN106778305A (en) * | 2016-12-15 | 2017-05-31 | 深圳市中科鼎创科技股份有限公司 | A kind of device and method that unit data are carried out with continuous data protection |
US10614022B2 (en) | 2017-04-27 | 2020-04-07 | Liqid Inc. | PCIe fabric connectivity expansion card |
US10936520B2 (en) | 2017-05-08 | 2021-03-02 | Liqid Inc. | Interfaces for peer-to-peer graphics processing unit arrangements |
US10628363B2 (en) | 2017-05-08 | 2020-04-21 | Liqid Inc. | Peer-to-peer communication for graphics processing units |
US11615044B2 (en) | 2017-05-08 | 2023-03-28 | Liqid Inc. | Graphics processing unit peer-to-peer arrangements |
US10795842B2 (en) | 2017-05-08 | 2020-10-06 | Liqid Inc. | Fabric switched graphics modules within storage enclosures |
US10180924B2 (en) | 2017-05-08 | 2019-01-15 | Liqid Inc. | Peer-to-peer communication for graphics processing units |
US11314677B2 (en) | 2017-05-08 | 2022-04-26 | Liqid Inc. | Peer-to-peer device arrangements in communication fabrics |
US10660228B2 (en) | 2018-08-03 | 2020-05-19 | Liqid Inc. | Peripheral storage card with offset slot alignment |
US10993345B2 (en) | 2018-08-03 | 2021-04-27 | Liqid Inc. | Peripheral storage card with offset slot alignment |
US10585827B1 (en) | 2019-02-05 | 2020-03-10 | Liqid Inc. | PCIe fabric enabled peer-to-peer communications |
US11609873B2 (en) | 2019-02-05 | 2023-03-21 | Liqid Inc. | PCIe device peer-to-peer communications |
US11119957B2 (en) | 2019-02-05 | 2021-09-14 | Liqid Inc. | PCIe device peer-to-peer communications |
US11921659B2 (en) | 2019-02-05 | 2024-03-05 | Liqid Inc. | Peer-to-peer communications among communication fabric coupled endpoint devices |
US11265219B2 (en) | 2019-04-25 | 2022-03-01 | Liqid Inc. | Composed computing systems with converged and disaggregated component pool |
US11256649B2 (en) | 2019-04-25 | 2022-02-22 | Liqid Inc. | Machine templates for predetermined compute units |
US11949559B2 (en) | 2019-04-25 | 2024-04-02 | Liqid Inc. | Composed computing systems with converged and disaggregated component pool |
CN110513252A (en) * | 2019-08-30 | 2019-11-29 | 湘电风能有限公司 | A kind of wind power plant SCADA system data abnormality alarming repair system and method |
US11442776B2 (en) | 2020-12-11 | 2022-09-13 | Liqid Inc. | Execution job compute unit composition in computing clusters |
Also Published As
Publication number | Publication date |
---|---|
WO2012108739A2 (en) | 2012-08-16 |
KR20120092528A (en) | 2012-08-21 |
US8954798B2 (en) | 2015-02-10 |
WO2012108739A3 (en) | 2012-12-06 |
WO2012108739A9 (en) | 2012-10-18 |
KR101243999B1 (en) | 2013-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8954798B2 (en) | Alarm-based backup and restoration for a semiconductor storage device | |
US8635494B2 (en) | Backup and restoration for a semiconductor storage device | |
US8924630B2 (en) | Semiconductor storage device-based high-speed cache storage system | |
US8904104B2 (en) | Hybrid storage system with mid-plane | |
US9229816B2 (en) | Hybrid system architecture for random access memory | |
US20130086315A1 (en) | Direct memory access without main memory in a semiconductor storage device-based system | |
US9098423B2 (en) | Cross-boundary hybrid and dynamic storage and memory context-aware cache system | |
US8484415B2 (en) | Hybrid storage system for a multi-level raid architecture | |
US20110258365A1 (en) | Raid controller for a semiconductor storage device | |
US8504767B2 (en) | Raid controlled semiconductor storage device | |
US9311018B2 (en) | Hybrid storage system for a multi-level RAID architecture | |
US20120250436A1 (en) | Impedance matching between fpga and memory modules | |
US8862817B2 (en) | Switch-based hybrid storage system | |
US8745294B2 (en) | Dynamic random access memory for a semiconductor storage device-based system | |
US20130054870A1 (en) | Network-capable raid controller for a semiconductor storage device | |
US9207879B2 (en) | Redundant array of independent disk (RAID) controlled semiconductor storage device (SSD)-based system having a high-speed non-volatile host interface | |
US20110252250A1 (en) | Semiconductor storage device memory disk unit with multiple host interfaces | |
US20110252177A1 (en) | Semiconductor storage device memory disk unit with programmable host interface | |
US20130111104A1 (en) | Asynchronous data shift and backup between asymmetric data sources | |
US20120254502A1 (en) | Adaptive cache for a semiconductor storage device-based system | |
US8839024B2 (en) | Semiconductor storage device-based data restoration | |
US20110314226A1 (en) | Semiconductor storage device based cache manager | |
KR101212809B1 (en) | Semiconductor storage device memory disk unit with multiple host interfaces and driving method | |
US20130031299A1 (en) | Disk input/output (i/o) layer architecture having block level device driver | |
US20120215957A1 (en) | Semiconductor storage device-based cache storage system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAEJIN INFO TECH CO., LTD, KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHO, BYUNGCHEOL;REEL/FRAME:025793/0096 Effective date: 20110210 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: SURCHARGE FOR LATE PAYMENT, SMALL ENTITY (ORIGINAL EVENT CODE: M2554); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 8 |