US20120205727A1 - Semiconductor device including multiple metal semiconductor alloy region and a gate structure covered by a continuous encapsulating layer - Google Patents
Semiconductor device including multiple metal semiconductor alloy region and a gate structure covered by a continuous encapsulating layer Download PDFInfo
- Publication number
- US20120205727A1 US20120205727A1 US13/025,470 US201113025470A US2012205727A1 US 20120205727 A1 US20120205727 A1 US 20120205727A1 US 201113025470 A US201113025470 A US 201113025470A US 2012205727 A1 US2012205727 A1 US 2012205727A1
- Authority
- US
- United States
- Prior art keywords
- metal
- layer
- semiconductor
- dielectric layer
- gate structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 313
- 229910052751 metal Inorganic materials 0.000 title claims description 201
- 239000002184 metal Substances 0.000 title claims description 198
- 229910045601 alloy Inorganic materials 0.000 title claims description 110
- 239000000956 alloy Substances 0.000 title claims description 110
- 238000000034 method Methods 0.000 claims abstract description 73
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 12
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 12
- 239000004020 conductor Substances 0.000 claims description 89
- 239000000758 substrate Substances 0.000 claims description 54
- 125000006850 spacer group Chemical group 0.000 claims description 51
- 238000000151 deposition Methods 0.000 claims description 32
- 238000005240 physical vapour deposition Methods 0.000 claims description 18
- 238000005530 etching Methods 0.000 claims description 17
- 238000000137 annealing Methods 0.000 claims description 15
- 239000003989 dielectric material Substances 0.000 claims description 15
- 239000000203 mixture Substances 0.000 claims description 7
- 238000005468 ion implantation Methods 0.000 claims description 5
- 229910021334 nickel silicide Inorganic materials 0.000 claims description 5
- 229910017052 cobalt Inorganic materials 0.000 claims description 4
- 239000010941 cobalt Substances 0.000 claims description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 4
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 claims description 4
- 239000000463 material Substances 0.000 abstract description 82
- 238000005229 chemical vapour deposition Methods 0.000 description 25
- 230000006870 function Effects 0.000 description 23
- 238000004544 sputter deposition Methods 0.000 description 21
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 19
- 229910052710 silicon Inorganic materials 0.000 description 19
- 239000010703 silicon Substances 0.000 description 19
- 239000002019 doping agent Substances 0.000 description 16
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 14
- 229910052814 silicon oxide Inorganic materials 0.000 description 14
- 229910052581 Si3N4 Inorganic materials 0.000 description 11
- 125000004429 atom Chemical group 0.000 description 11
- 230000008021 deposition Effects 0.000 description 11
- 229920002120 photoresistant polymer Polymers 0.000 description 11
- 238000001020 plasma etching Methods 0.000 description 11
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 11
- 150000004767 nitrides Chemical class 0.000 description 10
- 230000005669 field effect Effects 0.000 description 9
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 7
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 7
- 238000005137 deposition process Methods 0.000 description 7
- 239000007943 implant Substances 0.000 description 7
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 6
- 229910052799 carbon Inorganic materials 0.000 description 6
- -1 i.e. Substances 0.000 description 6
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 6
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Substances [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 6
- 229910003481 amorphous carbon Inorganic materials 0.000 description 5
- 238000001755 magnetron sputter deposition Methods 0.000 description 5
- 239000000126 substance Substances 0.000 description 5
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 4
- 239000007795 chemical reaction product Substances 0.000 description 4
- 239000012535 impurity Substances 0.000 description 4
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 4
- 229910044991 metal oxide Inorganic materials 0.000 description 4
- 150000004706 metal oxides Chemical class 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 238000007747 plating Methods 0.000 description 4
- 229910052697 platinum Inorganic materials 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 3
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 3
- 229910021529 ammonia Inorganic materials 0.000 description 3
- 229910052785 arsenic Inorganic materials 0.000 description 3
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 239000000969 carrier Substances 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- 238000010884 ion-beam technique Methods 0.000 description 3
- 238000000608 laser ablation Methods 0.000 description 3
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 239000007787 solid Substances 0.000 description 3
- 229910021335 Ni31Si12 Inorganic materials 0.000 description 2
- 229910005883 NiSi Inorganic materials 0.000 description 2
- 229910012990 NiSi2 Inorganic materials 0.000 description 2
- 239000004952 Polyamide Substances 0.000 description 2
- 229910020286 SiOxNy Inorganic materials 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 description 2
- CEPICIBPGDWCRU-UHFFFAOYSA-N [Si].[Hf] Chemical compound [Si].[Hf] CEPICIBPGDWCRU-UHFFFAOYSA-N 0.000 description 2
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 2
- 230000004913 activation Effects 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- VKJLWXGJGDEGSO-UHFFFAOYSA-N barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[Ti+4].[Ba+2] VKJLWXGJGDEGSO-UHFFFAOYSA-N 0.000 description 2
- 150000001721 carbon Chemical class 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- 125000005843 halogen group Chemical group 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 229910010272 inorganic material Inorganic materials 0.000 description 2
- 239000011147 inorganic material Substances 0.000 description 2
- 229910052809 inorganic oxide Inorganic materials 0.000 description 2
- 229920000592 inorganic polymer Polymers 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 229910052741 iridium Inorganic materials 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 description 2
- 229910003465 moissanite Inorganic materials 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229920000620 organic polymer Polymers 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- KJXBRHIPHIVJCS-UHFFFAOYSA-N oxo(oxoalumanyloxy)lanthanum Chemical compound O=[Al]O[La]=O KJXBRHIPHIVJCS-UHFFFAOYSA-N 0.000 description 2
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 2
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 239000011295 pitch Substances 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229920002647 polyamide Polymers 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 239000000376 reactant Substances 0.000 description 2
- 239000003870 refractory metal Substances 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- UVGLBOPDEUYYCS-UHFFFAOYSA-N silicon zirconium Chemical compound [Si].[Zr] UVGLBOPDEUYYCS-UHFFFAOYSA-N 0.000 description 2
- 239000012265 solid product Substances 0.000 description 2
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 2
- CZXRMHUWVGPWRM-UHFFFAOYSA-N strontium;barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Sr+2].[Ba+2] CZXRMHUWVGPWRM-UHFFFAOYSA-N 0.000 description 2
- 229910001936 tantalum oxide Inorganic materials 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000011800 void material Substances 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910052691 Erbium Inorganic materials 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910005487 Ni2Si Inorganic materials 0.000 description 1
- 229910003217 Ni3Si Inorganic materials 0.000 description 1
- 229910005108 Ni3Si2 Inorganic materials 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910052771 Terbium Inorganic materials 0.000 description 1
- 229910010037 TiAlN Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910052769 Ytterbium Inorganic materials 0.000 description 1
- 238000005275 alloying Methods 0.000 description 1
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003610 charcoal Substances 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000005187 foaming Methods 0.000 description 1
- 239000003574 free electron Substances 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000008246 gaseous mixture Substances 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- PCLURTMBFDTLSK-UHFFFAOYSA-N nickel platinum Chemical compound [Ni].[Pt] PCLURTMBFDTLSK-UHFFFAOYSA-N 0.000 description 1
- 229910052762 osmium Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229910021339 platinum silicide Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910052703 rhodium Inorganic materials 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229910052706 scandium Inorganic materials 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000009987 spinning Methods 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
- 229910052727 yttrium Inorganic materials 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823835—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
Definitions
- the present disclosure relates generally to semiconductor integrated circuits. More particularly, the present disclosure relates to scaling of semiconductor devices, such as metal oxide semiconductor field effect transistors (MOSFETs).
- MOSFETs metal oxide semiconductor field effect transistors
- FETs field effect transistors
- CMOS complementary metal oxide semiconductors
- a method of forming a semiconductor device that in some embodiments encapsulates a gate silicide in a continuous encapsulating material.
- the present disclosure substantially eliminates shorting of the gate structure to the source and drain regions of the semiconductor device.
- the method for forming the semiconductor device includes forming a gate structure on a semiconductor substrate.
- the gate structure includes a semiconductor containing gate conductor.
- a spacer is adjacent to sidewalls of the gate structure.
- a source region and a drain region, each having a surface of a first metal semiconductor alloy, are present in the semiconductor substrate on opposing sides of the gate structure.
- a first interlevel dielectric layer is fowled over the surface of the first metal semiconductor alloy.
- the first interlevel dielectric layer has an upper surface that is coplanar with the upper surface of the gate structure.
- the semiconductor containing gate conductor is converted to a second metal semiconductor alloy, and the first interlevel dielectric layer is removed.
- a continuous encapsulating layer is formed over the surface of the first metal semiconductor alloy, the spacer and the gate structure.
- a second interlevel dielectric layer is formed on the continuous encapsulating layer. Interconnects are formed to the surface of the first metal semiconductor alloy on the source region and the drain region.
- a method of forming a semiconductor device includes forming a gate structure on a semiconductor substrate, in which a portion of the gate structure is composed of a semiconductor containing gate conductor.
- a source region and a drain region are present in the semiconductor substrate on opposing sides of the gate structure.
- a first metal semiconductor alloy is present on the surface of each of the source region and the drain region.
- a conformal dielectric layer is formed over the gate structure and on a surface of the first metal semiconductor alloy.
- a first interlevel dielectric layer is formed over the conformal dielectric layer, and is planarized to expose an upper surface of the gate structure. The remaining portions of the conformal dielectric layer and the first interlevel dielectric layer have an upper surface that is substantially coplanar with the upper surface of the gate structure.
- the semiconductor containing gate conductor of the gate structure is converted to a second metal semiconductor alloy, and the first interlevel dielectric layer is removed.
- a continuous encapsulating layer is formed in direct contact with the remaining portion of the conformal dielectric layer and over the second metal semiconductor alloy of the gate structure.
- a second interlevel dielectric layer is formed on the continuous encapsulating layer, and interconnects are formed through the second interlevel dielectric layer to the surface of the first metal semiconductor alloy on the source region and the drain region.
- a semiconductor device in another aspect, includes a gate structure on a channel region of a semiconductor substrate.
- the gate structure includes a gate dielectric on the semiconductor substrate, a metal gate conductor on the gate dielectric and a metal semiconductor alloy gate conductor on the metal gate conductor.
- At least one spacer is present on the sidewalls of the gate structure, and a source region and a drain region are present in contact with the semiconductor substrate on opposing sides of the channel region.
- Each of the source region and the drain region includes a metal semiconductor contact having a different composition than the metal semiconductor alloy gate conductor.
- a continuous encapsulating layer is present extending over the gate structure, the at least one spacer and the source and drain region.
- FIG. 1 is a side cross-sectional view depicting one embodiment of an initial structure of the disclosed method including a gate structure on a semiconductor substrate including a semiconductor containing gate conductor, a source region and a drain region present in the semiconductor substrate on opposing sides of the gate structure, a spacer adjacent to the gate structure, a first metal semiconductor alloy atop the source region and the drain region, and a conformal dielectric layer over the gate structure and the surface of the first metal semiconductor alloy, in accordance with the present disclosure.
- FIG. 2 is a side cross-sectional view depicting one embodiment of removing a first dielectric cap of the gate structure with an etch that is selective to the semiconductor containing gate conductor of the gate structure, in accordance with the present disclosure.
- FIG. 3 is a side cross-sectional view depositing a second metal layer on at least an exposed surface of the semiconductor containing gate conductor of the gate structure, in accordance with one embodiment of the present disclosure.
- FIG. 4 is a side cross-sectional view depicting annealing to intermix the second metal layer and the semiconductor containing gate conductor, in which the semiconductor containing gate structure is converted to a second metal semiconductor alloy, in accordance with one embodiment of the present disclosure.
- FIG. 5 is a side cross-sectional view depicting forming a second dielectric cap on the second metal conductor alloy having an upper surface that is coplanar with the upper surface of the first interlevel dielectric layer, in accordance with one embodiment of the present disclosure.
- FIG. 6 is a side cross-sectional view depicting removing the first interlevel dielectric layer, and forming a continuous encapsulating layer over the surface of the first metal semiconductor alloy, the spacer and the gate structure, in accordance with one embodiment of the present disclosure.
- FIG. 7 is a side cross-sectional view depicting forming a second interlevel dielectric atop the structure depicted in FIG. 6 , and forming interconnects to the source and drain regions of the semiconductor device, in accordance with one embodiment of the present disclosure.
- FIG. 8 is a side cross-sectional view depicting a complementary metal oxide semiconductor (CMOS) device, in accordance with one embodiment of the present disclosure.
- CMOS complementary metal oxide semiconductor
- references in the specification to “one embodiment”, “an embodiment”, “an example embodiment”, etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the disclosed structures and methods, as oriented in the drawing figures.
- the terms “overlying”, “atop”, “positioned on” or “positioned atop” mean that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure may be present between the first element and the second element.
- the term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- the present disclosure provides a process sequence for manufacturing a semiconductor device that forms a first metal semiconductor alloy on the source and drain regions of the semiconductor device, and forms a second metal semiconductor alloy in the gate structure of the semiconductor device, before the gate structure is encapsulated in an encapsulating dielectric layer.
- the encapsulating dielectric layer is a single material layer that can function as an etch stop during the forming of via openings to the source and drain regions.
- the encapsulating dielectric layer is present over the gate structure of the semiconductor device, and the via openings for the interconnects are formed using an etch that is selective to the encapsulating dielectric layer, the encapsulating dielectric layer allows for a self aligned contact forming process that substantially eliminates shorting to the gate structure.
- FIGS. 1-7 depict a method of forming a semiconductor device 100 that utilizes a continuous encapsulating layer 50 to electrically isolate a gate structure 10 including a metal semiconductor gate conductor from being shorted to the interconnects 60 to the source and drain regions 20 , 25 of the semiconductor device 100 .
- the method depicted in FIGS. 1-7 is suitable for forming any semiconductor device that contains a gate structure.
- semiconductor device refers to an intrinsic semiconductor material that has been doped, i.e., into which a doping agent has been introduced, giving it different electrical properties than the intrinsic semiconductor. Doping involves adding dopant atoms to an intrinsic semiconductor, which changes the electron and hole carrier concentrations of the intrinsic semiconductor at thermal equilibrium. Dominant carrier concentrations in an extrinsic semiconductor determine the conductivity type of the semiconductor, e.g., n-type or p-type conductivity.
- the semiconductor device 100 is a field effect transistor (FET).
- FET field effect transistor
- a field effect transistor (FET) is a semiconductor device 100 in which output current, i.e., source-drain current, is controlled by the voltage applied to a gate structure 10 .
- a field effect transistor has three terminals, i.e., a gate structure 10 , a source region 20 , and a drain region 25 .
- the gate structure 10 is a structure used to control output current, i.e., flow of carriers in the channel, i.e., channel region, of a semiconducting device, such as a field effect transistor, through electrical or magnetic fields.
- the channel region 4 which is located between the source region 20 and the drain region 25 of a field effect transistor (FET), becomes conductive when the semiconductor device 100 is turned on.
- the source region 20 is a doped region in the semiconductor device 100 , in which majority carriers are flowing into the channel region 4 .
- the drain region 25 is the doped region in the semiconductor device 100 that is located at the end of the channel region 4 , in which carriers are flowing out of the semiconductor device 100 through the drain region 25 .
- FIGS. 1-7 of the present disclosure depict a field effect transistor (FET), any semiconductor device having a gate structure is applicable to the present disclosure.
- continuous encapsulating layer it is meant that a single material layer of a single material composition is formed over the entirety of the gate structure, in which the single material layer is entirely devoid of break or void through the thickness of the single material layer.
- the continuous encapsulating layer 50 is composed of a dielectric material that electrically isolates the gate structure 10 from the interconnects 60 .
- a dielectric material is a material having a room temperature conductivity of less than 10 ⁇ 10 ( ⁇ -m) ⁇ 1 .
- FIG. 1 illustrates the results of the initial processing steps that produce a gate structure 10 on a semiconductor substrate 5 including a semiconductor containing gate conductor 8 , a source region 20 and a drain region 25 present in the semiconductor substrate 5 on opposing sides of the gate structure 10 , at least one spacer 15 adjacent to the gate structure 10 , a first metal semiconductor alloy 30 , 35 atop the source region 20 and the drain region 25 , and a conformal dielectric layer 40 over the gate structure 10 and the surface of the first metal semiconductor alloy 30 , 35 .
- the semiconductor substrate 5 may be composed of a silicon containing material. Silicon containing materials include, but are not limited to, Si, single crystal Si, polycrystalline Si, SiGe, single crystal silicon germanium, polycrystalline silicon germanium, or silicon doped with carbon, amorphous Si and combinations and multi-layers thereof.
- the semiconductor substrate 5 may also be composed of other semiconductor materials, such as germanium, and compound semiconductor substrates, such as type III/V semiconductor substrates, e.g., GaAs.
- the semiconductor substrate 5 is depicted as a bulk semiconductor substrate, semiconductor on insulator (SOI) substrate arrangements, such as silicon on insulator substrates, are also suitable for the semiconductor substrate 5 .
- SOI semiconductor on insulator
- a gate structure 10 is formed atop the semiconductor substrate 5 .
- the gate structure 10 includes a gate dielectric 6 present on the semiconductor substrate 5 , a metal gate conductor 7 on the gate dielectric 6 , a semiconductor containing gate conductor 8 present on the metal gate conductor 7 , and a first dielectric cap 9 present on the semiconductor containing gate conductor 8 .
- the gate structure 10 is formed on the channel region 4 of the semiconductor substrate 5 .
- a gate dielectric 6 is formed in direct contact with the channel region 4 of the semiconductor substrate 5 .
- the gate dielectric 6 may be composed of any dielectric material.
- the gate dielectric 6 may be composed of an oxide, nitride or oxynitride material.
- the gate dielectric 6 may be composed of a high-k dielectric material.
- high-k denotes a material having a dielectric constant that is greater than the dielectric constant of silicon oxide (SiO 2 ) at room temperature, i.e., 20° C. to 25° C.
- the high-k dielectric that provides the gate dielectric 6 is comprised of a material having a dielectric constant that is greater than 4.0, e.g., 4.1. In another embodiment, the high-k gate dielectric that provides the gate dielectric 6 is comprised of a material having a dielectric constant greater than 7.0. In yet another embodiment, the high-k gate dielectric that provides the gate dielectric 6 is comprised of a material having a dielectric constant ranging from greater than 4.0 to 30.
- the dielectric constants mentioned herein are relative to a vacuum at room temperature, i.e., 20° C. to 25° C.
- a high-k gate dielectric 6 is provided by hafnium oxide (HfO 2 ).
- suitable high-k dielectric materials for the gate dielectric 6 include hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, lead zinc niobate and combinations thereof
- the gate dielectric 6 is formed using a deposition process, such as chemical vapor deposition (CVD). In another embodiment, the gate dielectric 6 may be formed by a thermal growth process such as, for example, oxidation, nitridation or oxynitridation.
- the gate dielectric 6 may have a thickness ranging from 1 nm to 5 nm. In another embodiment, the gate dielectric 6 has a thickness ranging from 1 nm to 2.5 nm. In yet another example, the gate dielectric 6 has a thickness that ranges from 15 ⁇ to 20 ⁇ .
- the metal gate conductor 7 is formed in direct contact with the gate dielectric 6 .
- metal gate conductor it is meant that the conductive structure is composed of metal elements, and that the metal gate conductor is not composed of a semiconductor element.
- the metal gate conductor 7 may be composed of a work function metal layer.
- the work function metal layer that provides the metal gate conductor 7 is an n-type work function metal layer.
- an “n-type work function metal layer” is a metal layer that effectuates an n-type threshold voltage shift.
- threshold voltage is the lowest attainable gate voltage that will turn on a semiconductor device, e.g., transistor, by making the channel of the device conductive.
- N-type threshold voltage shift as used herein means a shift in the Fermi energy of an n-type semiconductor device towards a conduction band of silicon in a silicon-containing substrate of the n-type semiconductor device.
- the “conduction band” is the lowest lying electron energy band of the doped material that is not completely filled with electrons.
- the work function of the n-type work function metal layer ranges from 4.1 eV to 4.3 eV.
- the n-type work function metal layer is composed of at least one of TiAl, TaN, TiN, HfN, or combinations thereof.
- the n-type work function metal layer can be deposited using chemical vapor deposition (CVD), atomic layer deposition (ALD), sputtering or plating.
- the n-type work function metal layer is composed of titanium aluminum (TiAl) and is deposited using sputtering.
- sputtering apparatus that may be suitable for depositing the n-type work function metal layer include DC diode type systems, radio frequency (RF) sputtering, magnetron sputtering, and ionized metal plasma (IMP) sputtering.
- RF radio frequency
- IMP ionized metal plasma
- the metal gate conductor 7 may be a p-type work function metal layer.
- a “p-type work function metal layer” is a metal layer that effectuates a p-type threshold voltage shift.
- the work function of the p-type work function metal layer ranges from 4.9 eV to 5.2 eV.
- the term “p-type threshold voltage shift” as used herein means a shift in the Fermi energy of a p-type semiconductor device towards a valence band of silicon in the silicon containing substrate of the p-type semiconductor device.
- a “valence band” is the highest range of electron energies where electrons are normally present at absolute zero.
- the p-type work function metal layer may be composed of titanium and their nitrided/carbide. In one embodiment, the p-type work function metal layer is composed of titanium nitride (TiN). The p-type work function metal layer may also be composed of TiAlN, Ru, Pt, Mo, Co and alloys and combinations thereof. In one embodiment, the p-type work function metal layer comprising titanium nitride (TiN) may be deposited by a physical vapor deposition (PVD) method, such as sputtering.
- PVD physical vapor deposition
- Examples of sputtering apparatus that may be suitable for depositing the p-type work function metal layer include DC diode type systems, radio frequency (RF) sputtering, magnetron sputtering, and ionized metal plasma (IMP) sputtering.
- RF radio frequency
- IMP ionized metal plasma
- the p-type work function metal layer may also be formed using chemical vapor deposition (CVD) and atomic layer deposition (ALD).
- a semiconductor containing gate conductor 8 is formed in direct contact with the metal gate conductor 7 .
- semiconductor containing gate conductor it is meant that the gate conductor is composed of semiconductor element that is free of metal elements.
- the semiconductor containing gate conductor 8 may be composed of a silicon containing material. Examples of silicon containing materials include, but are not limited to, silicon, single crystal silicon, polycrystalline silicon, silicon germanium, and amorphous silicon.
- the semiconductor containing gate conductor 8 is provided by a doped semiconductor, such as n-type doped polysilicon.
- the semiconductor containing gate conductor 8 is deposited and then doped by ion implantation.
- the material for the semiconductor containing gate conductor 8 may be deposited using chemical vapor deposition (CVD).
- Chemical vapor deposition (CVD) is a deposition process in which a deposited species is formed as a result of chemical reaction between gaseous reactants at room temperature or greater, wherein the solid product of the reaction is deposited on the surface on which a film, coating, or layer of the solid product is to be formed.
- Variations of CVD processes suitable for depositing the material that provides the semiconductor containing gate conductor 8 include, but are not limited to, Atmospheric Pressure CVD (APCVD), Low Pressure CVD (LPCVD) and Plasma Enhanced CVD (EPCVD), Metal-Organic CVD (MOCVD) and others.
- the semiconductor containing gate conductor 8 may be doped using ion implantation following the deposition of the material for the semiconductor containing gate conductor 8 .
- the semiconductor containing gate conductor 8 may be in-situ doped as the material layer for the semiconductor containing gate conductor 8 is formed.
- the first dielectric cap 9 may present in direct contact with the semiconductor containing gate conductor 8 .
- the first dielectric cap 9 may be composed of a dielectric material that can be etched selectively to the semiconductor containing gate conductor 8 , and etched selectively to a subsequently formed first interlevel dielectric layer.
- the first dielectric cap 9 may be composed of amorphous carbon ( ⁇ :C).
- Amorphous carbon is an allotrope of carbon with substantially no crystalline structure.
- Hydrogenated amorphous carbon ( ⁇ :C:H) and/or tetrahedral amorphous carbon (ta-C) also called diamond-like carbon
- ta-C tetrahedral amorphous carbon
- the above materials for the first dielectric cap 9 are provided for illustrative purposes only, and are not intended to limit the present disclosure, as any dielectric material may be utilized for the first dielectric cap 9 .
- the first dielectric cap 9 may be composed of an oxide, nitride or oxynitride material.
- the gate structure 10 is formed by depositing blanket layers for each of the gate dielectric 6 , the metal gate conductor 7 , the semiconductor containing gate conductor 8 and the first dielectric cap 9 to form a gate stack, and then patterning and etching the gate stack to form the gate structure 10 . More specifically, a pattern is produced on the gate stack by applying a photoresist to the surface to be etched, exposing the photoresist to a pattern of radiation, and then developing the pattern into the photoresist utilizing a resist developer. Once the patterning of the photoresist is completed, the sections covered by the photoresist are protected, while the exposed regions are removed using a selective etching process that removes the unprotected regions.
- the term “selective” in reference to a material removal process denotes that the rate of material removal for a first material is greater than the rate of removal for at least another material of the structure to which the material removal process is being applied.
- a first material may be removed with a selectivity of greater than 100:1 to a second material.
- the remaining portion of the gate stack is positioned on at least a channel region 4 of the semiconductor substrate 5 , and provides the gate structure 10 .
- FIG. 1 also depicts one embodiment of forming at least one spacer 15 on the sidewall of the gate structure 10 , and fowling source regions 20 and drain regions 25 in the semiconductor substrate 5 .
- the material of the at least one spacer 15 is typically a dielectric material.
- the at least one spacer 15 may be an oxide, nitride or oxynitride material.
- the at least one spacer 15 is composed of silicon oxide.
- the at least one spacer 15 is composed of silicon nitride.
- the at least one spacer 15 may be formed using deposition, photolithography and etch processes.
- the material for the at least one spacer 15 is first blanket deposited over the gate structure 10 and the exposed portions of the semiconductor substrate 5 .
- the material for the at least one spacer 15 may be deposited as a conformal layer.
- a conformal layer such as a conformal dielectric layer, is a deposited material having a thickness that remains substantially the same regardless of the geometry of underlying features on which the layer is deposited. In one example, the thickness of the conformal layer that is deposited for the first spacer 15 varies by no greater than 20% of the average thickness for the layer.
- the material layer for the at least one spacer 15 may be formed using thermal growth or deposition.
- the material layer for the at least one spacer 15 is deposited using thermal oxidation and is composed of silicon oxide.
- the material layer for the at least one spacer 15 is formed by a deposition process, such as chemical vapor deposition (CVD).
- CVD processes suitable for the material layer for the at least one spacer 15 include, but are not limited to, Atmospheric Pressure CVD (APCVD), Low Pressure CVD (LPCVD) and Plasma Enhanced CVD (EPCVD), Metal-Organic CVD (MOCVD) and others.
- the material layer for the at least one spacer 15 is etched to remove the portions of the material layer from the upper surfaces of the semiconductor substrate 5 that are not adjacent to the gate structure 10 , and from the upper surface of the gate structure 10 .
- the etch process for forming the at least one spacer 15 may be a spacer etch back process.
- the etch process for forming the at least one spacer 15 is an anisotropic etch.
- an “anisotropic etch process” denotes a material removal process in which the etch rate in the direction normal to the surface to be etched is higher than in the direction parallel to the surface to be etched.
- anisotropic etch process suitable for forming the at least one spacer 15 include, but are not limited to, reactive-ion etching (RIE), ion beam etching, plasma etching and/or laser ablation.
- Reactive ion etch (RIE) is a form of plasma etching, in which the surface to be etched may be placed on an RF powered electrode and takes on a potential that accelerates an etching species, which is extracted from a plasma, towards the surface to be etched, wherein a chemical etching reaction takes place in the direction normal to the surface being etched.
- the remaining portion of the material layer for the at least one spacer 15 is in direct contact with the sidewall of the gate structure 10 .
- the at least one spacer 15 was a width that ranges from 1.0 nm to 10.0 nm. In another embodiment, the at least one spacer 15 has a width that ranges from 2.0 nm to 5.0
- a source region 20 and a drain region 25 may be on opposing sides of the channel region 4 .
- the conductivity-type of the source region 20 and the drain region 25 determines the conductivity of the semiconductor device.
- the source and drain regions 20 , 25 may each include a source and drain extension region, a deep source and drain region (not shown), and optionally a raised source and drain region (not shown).
- Conductivity-type denotes whether the source region 20 and the drain regions 25 of the semiconductor device have been doped with a p-type or n-type dopant.
- p-type refers to the addition of impurities to an intrinsic semiconductor that creates deficiencies of valence electrons.
- examples of p-type dopants include but are not limited to boron, aluminum, gallium and indium.
- n-type refers to the addition of impurities that contributes free electrons to an intrinsic semiconductor.
- examples of n-type dopants, i.e., impurities include but are not limited to, antimony, arsenic and phosphorous.
- the extension portion of the source region 20 and the drain region 25 is formed using an ion implantation process.
- the dopant species for the extension portion of the source region 20 is boron (B) or BF 2 .
- Boron may be implanted utilizing implant energies ranging from 0.2 keV to 3.0 keV with an implant dose ranging from 5 ⁇ 10 14 atoms/cm 2 to 5 ⁇ 10 15 atoms/cm 2 .
- BF 2 may be implanted utilizing implant energies ranging from 1.0 keV to 15.0 keV and a dose ranging from 5 ⁇ 10 14 atoms/cm 2 to 5 ⁇ 10 15 atoms/cm 2 .
- a typical implant for the extension portion of the n-type drain region 25 is arsenic.
- the n-type extension portion of the drain region 25 can be implanted with arsenic using implant energies ranging from 1.0 keV to 10.0 keV with a dose ranging from 5 ⁇ 10 14 atoms/cm 2 to 5 ⁇ 10 15 atoms/cm 2 .
- the dopant concentration of the extension portion of the source region 20 and the drain region 25 having a p-type dopant ranges from 5 ⁇ 10 19 atoms/cm 3 to 5 ⁇ 10 20 atoms/cm 3 .
- the dopant concentration of the extension portion of the source region 20 and the drain region 25 having p-type dopant ranges from 7 ⁇ 10 19 atoms/cm 3 to 2 ⁇ 10 20 atoms/cm 3 .
- the deep dopant regions typically have the same conductivity dopant as the extension portion of the source region 20 and the drain region 25 .
- the dopant for the deep source region and the deep drain region is present in greater concentration and at greater depths into the semiconductor substrate 5 than the dopant for the extension portion of the source region 20 and the drain region 25 .
- a halo implant may also be formed at the corner of the junction opposite the upper surface of the channel region 4 .
- the halo implant region is typically of an opposite conductivity, as the extension portion of the source and drain regions 20 , 25 , and the deep source and drain regions.
- a raised source region and a raised drain region (not shown) is formed on the portion of the semiconductor substrate 5 including at least the source extension region and the drain extension region.
- the raised source region and the raised drain region may have the same conductivity as the source extension region and the drain extension region.
- the raised source region and the raised drain region may be deposited using an epitaxial growth process. “Epitaxial growth and/or deposition” means the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has the same crystalline characteristics as the semiconductor material of the deposition surface.
- the raised source region and the raised drain region may be doped using ion implantation after epitaxial growth, or the raised source region and raised drain region may be doped in-situ during the epitaxial growth process.
- the source and drain regions 20 , 25 are activated by activation annealing using an annealing processes such as, but not limited to, rapid thermal annealing, furnace annealing, flash lamp annealing or laser annealing.
- activation anneal is conducted at a temperature ranging from 850° C. to 1350° C.
- At least a portion of the semiconductor substrate 5 that contains the source and drain regions 20 , 25 is converted into a first metal semiconductor alloy 30 , 35 .
- the first metal semiconductor alloy 30 , 35 is present at the upper surface of the semiconductor substrate 5 , and is adjacent to the at least one spacer 15 .
- the first metal semiconductor alloy 30 , 35 is composed of silicon and an elemental metal, which is hereafter referred to as a silicide.
- Silicide formation typically includes depositing a refractory metal such as Ni, Co, Pd, Pt, Rh, Ir, Zr, Cr, Hr, Er, Mo or Ti, onto the surface of a Si-containing material.
- the refractory metal may be deposited on the semiconductor substrate 5 using a deposition process, such as physical vapor deposition (PVD).
- PVD physical vapor deposition
- Examples of physical vapor deposition (PVD) that are suitable for forming the first metal semiconductor alloy 30 , 35 include sputtering and plating.
- Examples of sputtering apparatuses suitable for forming the first metal semiconductor alloy 30 , 35 include DC diode type systems, radio frequency (RF) sputtering, magnetron sputtering, and ionized metal plasma (IMP) sputtering.
- RF radio frequency
- IMP ionized metal plasma
- the deposited metal reacts with Si forming a metal silicide.
- the remaining unreacted metal is removed by an etch process that is selective to the silicide.
- other metal semiconductor alloys can be formed utilizing similar processes as described above.
- the first metal semiconductor alloy 30 , 35 is composed of nickel (Ni), platinum (Pt) and silicon (Si), which in some instances can be referred to as nickel platinum silicide.
- the first metal semiconductor alloy 30 , 35 is composed of nickel silicide (NiSi, NiSi 2 ).
- FIG. 1 further depicts one embodiment of forming a conformal dielectric layer 40 over at least the gate structure 10 , the at least one spacer 15 , the first metal semiconductor alloy 30 that is present on the source region 20 , and the first metal semiconductor alloy 35 that is present on the drain region 25 .
- the conformal dielectric layer 40 may be formed using thermal growth or deposition.
- the conformal dielectric layer 40 is formed using thermal oxidation and is composed of silicon oxide.
- the conformal dielectric layer 40 is formed by a deposition process, such as chemical vapor deposition (CVD).
- Variations of CVD processes suitable for depositing the conformal dielectric layer 40 include, but are not limited to, Atmospheric Pressure CVD (APCVD), Low Pressure CVD (LPCVD) and Plasma Enhanced CVD (EPCVD), Metal-Organic CVD (MOCVD) and others.
- the thickness of the material layer for the conformal dielectric layer 40 typically ranges from 1.0 nm to 10.0 nm. In another embodiment, the material layer for the conformal dielectric layer 40 has a thickness that ranges from 2.0 nm to 5.0 nm.
- the material of the conformal dielectric layer 40 is typically a dielectric material.
- the material of the conformal dielectric layer 40 may be an oxide, nitride or oxynitride material.
- the conformal dielectric layer 40 is composed of silicon nitride.
- the material for the conformal dielectric layer 40 is selected so that it may be etched selectively to the at least one spacer 15 , the gate structure 10 and the semiconductor substrate 5 .
- the at least one spacer 15 is composed of silicon oxide (SiO 2 )
- the conformal dielectric layer 40 may be composed of silicon nitride (Si 3 N 4 ).
- the conformal dielectric layer 40 may be composed of silicon oxide (SiO 2 ). It is noted that these materials are provided for illustrative examples only, and is not intended to limit the disclosure.
- a first interlevel dielectric layer 45 is deposited atop the conformal dielectric layer 40 .
- the composition of the first interlevel dielectric layer 45 may be selected from the group consisting of silicon-containing materials such as SiO 2 , Si 3 N 4 , SiO x N y , SiC, SiCO, SiCOH, and SiCH compounds, the above-mentioned silicon-containing materials with some or all of the Si replaced by Ge, carbon-doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers such as polyamides or SiLKTM, other carbon-containing materials, organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials, and diamond-like carbon (DLC, also known as amorphous hydrogenated carbon, ⁇ -C:H). Additional choices for the first interlevel dielectric layer 45 include, any of the aforementioned materials in porous form, or in a form that changes during processing to or from being porous and/or permeable to being
- the first interlevel dielectric layer 45 may be composed of silicon oxide.
- the first interlevel dielectric layer 45 may be deposited using chemical vapor deposition (CVD).
- CVD chemical vapor deposition
- the first interlevel dielectric layer 45 may also be formed using spinning from solution, spraying from solution, and evaporation.
- the first interlevel dielectric layer 45 is planarized until the upper surface of the gate structure 10 is exposed. In one embodiment, the planarization is continued until the first interlevel dielectric layer 45 and the conformal dielectric layer 40 is removed from over the gate structure 10 to expose the upper surface of the first dielectric cap 9 .
- “Planarization” is a material removal process that employs at least mechanical forces, such as frictional media, to produce a planar surface. In one embodiment, the planarization process includes chemical mechanical polishing (CMP) or grinding. Chemical mechanical planarization (CMP) is a material removal process using both chemical reactions and mechanical forces to remove material and planarize a surface.
- FIG. 2 depicts removing the first dielectric cap 9 of the gate structure 10 with an etch that is selective to the semiconductor containing gate conductor 8 of the gate structure 10 .
- the etch may be an isotropic etch or an anisotropic etch.
- the anisotropic etch may include reactive-ion etching (RIE).
- RIE reactive-ion etching
- Other examples of anisotropic etching that can be used at this point of the present disclosure includes ion beam etching, plasma etching or laser ablation. In comparison to anisotropic etching, isotropic etching is non-directional.
- One example of an isotropic etch is a wet chemical etch.
- FIG. 3 depicts depositing a second metal layer 11 on at least an exposed surface of the semiconductor containing gate conductor 8 of the gate structure 10 .
- the second metal layer 11 is blanket deposited atop the structure depicted in FIG. 2 , in which the second metal layer 11 is also formed on the upper surface of the first interlevel dielectric layer 45 .
- the second metal layer 11 may be formed using a deposition process, such as physical vapor deposition (PVD). Examples of physical vapor deposition (PVD) that are suitable for forming the second metal layer 11 include sputtering and plating.
- PVD physical vapor deposition
- Examples of sputtering apparatuses suitable for forming the second metal layer 11 include DC diode type systems, radio frequency (RF) sputtering, magnetron sputtering, and ionized metal plasma (IMP) sputtering.
- the second metal layer 11 may be composed of at least one metal selected from the group including W, Sc, Y, Ho, Gd, Lu, Dy, Tb, Er, Yb, Hf, Ir, Pt, Os or combinations thereof.
- the thickness of the second metal layer 11 may range from 1.0 nm to 10.0 nm. In another embodiment, the second metal layer 11 has a thickness that ranges from 2.0 nm to 5.0 nm.
- FIG. 4 depicts annealing to intermix the second metal layer 11 and the semiconductor containing gate conductor 8 , in which the semiconductor containing gate structure 8 is converted to a second metal semiconductor alloy 12 .
- the annealing may be provided by thermal anneal, rapid thermal anneal, laser anneal or combinations thereof.
- the annealing is at a temperature ranging from about 20° C. to about 1000° C.
- the annealing is at a temperature ranging from about 200° C. to about 1000° C.
- the annealing is conducted until the entire semiconductor containing gate conductor is fully silicided.
- the fully silicided semiconductor containing gate conductor typically includes metal elements intermixed with the semiconductor elements extending from the upper surface of the semiconductor containing gate conductor to the base surface of the semiconductor containing gate conductor.
- the second metal semiconductor alloy 12 that provides the fully silicided gate conductor is composed of nickel silicide, cobalt silicide (CoSi) or cobalt disilicide (CoSi 2 ).
- nickel silicides that are suitable for the second metal semiconductor alloy 12 include Ni 3 Si, Ni 31 Si 12 (Ni 5 Si 2 ), Ni 2 Si, Ni 3 Si 2 , NiSi, NiSi 2 and combinations thereof.
- the composition of the second metal semiconductor alloy 12 is selected to limit volumetric expansion of the portion of the gate conductor that includes the second metal semiconductor alloy 12 .
- the non-reacted portions of the second metal layer 11 are removed with an etch that is selective to the second metal semiconductor alloy 12 .
- the etch for removing the non-reacted portions of the second metal layer 11 may also be selective to the first interlevel dielectric layer 45 .
- FIG. 5 depicts forming a second dielectric cap 13 on the second metal conductor alloy layer 12 .
- the second dielectric cap 13 typically has an upper surface that is coplanar with the upper surface of the first interlevel dielectric 45 .
- the second dielectric cap 13 may be composed of any material that allows for the first interlevel dielectric layer 45 to be removed by an etch that is selective to the second dielectric cap 13 .
- the second dielectric cap 13 may be composed of a nitride, oxide or oxynitride material.
- the second dielectric cap 13 is composed of an oxide, nitride or oxynitride material.
- the second dielectric cap 13 may be composed of a nitride, such as silicon nitride.
- the second dielectric cap 13 is typically formed using a deposition method.
- the second dielectric cap 13 is formed from a blanket deposited material layer.
- the material layer for the second dielectric cap 13 may be deposited on the upper surface of the first interlevel dielectric layer 45 , and may be deposited to a thickness that fills the void over the second metal semiconductor alloy 12 of the gate structure 10 that is produced by removing the first dielectric cap 9 .
- the material layer for the second dielectric cap 13 is planarized until the upper surface of the remaining portion of the material for the second dielectric cap 13 is coplanar with the upper portion of the first interlevel dielectric layer 45 .
- the planarization process includes chemical mechanical polishing (CMP) or grinding.
- FIG. 6 depicts removing the first interlevel dielectric layer 45 .
- the first interlevel dielectric layer 45 is removed by an etch process that is selective to the second dielectric cap 13 and the conformal dielectric layer 40 .
- the etch process for removing the first interlevel dielectric layer 45 may be provided by a chemical oxide removal (COR) process.
- COR process includes exposing the structure to a gaseous mixture of HF and ammonia at a pressure of 30 mTorr or below.
- the COR process further includes a pressure between 1 mTorr and 10 mTorr, and a temperature of 25° C. or greater.
- the ratio of gaseous HF to gaseous ammonia may range from 1:10 to 10:1. In one example, the ratio of gaseous HF to gaseous ammonia is 2:1.
- a solid reaction product is formed as a result of the structure's exposure to HF and ammonia gas.
- the solid reaction product includes etched oxide, reactants or combinations thereof.
- the solid reaction product is removed in a second step which includes heating the structure to a temperature about 100° C., thus causing the reaction product to evaporate, and rinsing the structure in water.
- FIG. 6 also depicts forming a continuous encapsulating layer 50 over the surface of the first metal semiconductor alloy 30 , 35 , the at least one spacer 15 and the gate structure 10 .
- the continuous encapsulating layer 50 is typically a single material layer.
- the continuous encapsulating layer 50 may be in direct contact with the conformal dielectric layer 40 that is present on the upper surface of the first metal semiconductor alloy 30 , 35 and the at least one spacer, and may be in direct contact with the upper surface of the second dielectric cap 13 of the gate structure 10 .
- the continuous encapsulating layer 50 is typically composed of a dielectric material, such as an oxide, nitride or oxynitride. In one embodiment, the continuous encapsulating layer 50 is composed of a high-k dielectric material.
- One high-k dielectric material that is suitable for the continuous encapsulating layer 50 is hafnium oxide (HfO 2 ).
- suitable high-k dielectric materials for the continuous encapsulating layer 50 include hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, lead zinc niobate and combinations thereof.
- the continuous encapsulating layer 50 hermetically seals the gate structure 10 .
- the continuous encapsulating layer 50 typically protects the gate structure 10 of the semiconductor device from being shorted to the later formed interconnects. As the semiconductor devices are scaled to smaller and smaller dimensions, the distance separating the gate structures of adjacent semiconductor devices is reduced. As the distance between the adjacent semiconductor devices decreases, the potential for shorting of the interconnects to the gate structures 10 increases.
- the continuous encapsulating layer 50 protects the gate structure 10 from being shorted by providing an etch stop that is entirely continuous, in which the etch stop is entirely free of breaks. The etch process for foaming the via openings to the source and drain regions is selected to provide that the etch chemistry is selective to the continuous encapsulating layer 50 .
- the entire gate structure 10 is protected by the continuous encapsulating layer 50 . Therefore, the entire gate structure 10 is electrically isolated from the later formed interconnects by the continuous encapsulating layer 50 .
- FIG. 7 depicts forming a second interlevel dielectric layer 55 over the structure depicted in FIG. 6 , and forming interconnects 60 to the source regions 20 and drain regions 25 of the semiconductor device 100 . Because the continuous encapsulating layer 50 covers the entirety of the gate structure 10 , and the etch process for forming the via openings for the interconnects 60 is selective to the continuous encapsulating layer 50 , the present disclosure provides a self aligned contact (SAC) forming process.
- SAC self aligned contact
- the composition of the second interlevel dielectric layer 55 may be selected from the group consisting of silicon-containing materials such as SiO 2 , Si 3 N 4 , SiO x N y , SiC, SiCO, SiCOH, and SiCH compounds, the above-mentioned silicon-containing materials with some or all of the Si replaced by Ge, carbon-doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers such as polyamides or SiLKTM, other carbon-containing materials, organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials, and diamond-like carbon (DLC, also known as amorphous hydrogenated carbon, ⁇ -C:H). Additional choices for the second interlevel dielectric layer 55 include, any of the aforementioned materials in porous form, or in a form that changes during processing to or from being porous and/or permeable to being non-porous and/or non-permeable.
- silicon-containing materials such as SiO 2 ,
- Via openings may be formed to expose an upper surface of the first metal semiconductor alloy 30 , 35 on the source region 20 and the drain region 25 .
- the via openings may be formed using photolithography and etch processes.
- a photoresist etch mask can be produced by applying a photoresist layer to the upper surface of the second interlevel dielectric layer 55 , exposing the photoresist layer to a pattern of radiation, and then developing the pattern into the photoresist layer utilizing a resist developer.
- the photoresist etch mask may be positioned so that the portions of the second interlevel dielectric layer 55 that are not protected by the photoresist etch mask may be etched in order to provide the via openings.
- the exposed portion of the second interlevel dielectric layer 55 is then removed by a selective etch.
- the selective etch removes the material of the second interlevel dielectric layer 55 selectively to continuous encapsulating layer 50 .
- the etch that removes the exposed portion of the second interlevel dielectric layer 55 may be an anisotropic etch. Examples of anisotropic etch process suitable for forming the via openings include, but are not limited to, reactive-ion etching (RIE), ion beam etching, plasma etching and/or laser ablation.
- the etch process that forms the via openings through the second interlevel dielectric layer 55 does not etch the continuous encapsulating layer 50 , and the continuous encapsulating layer 50 covers the entirety of the gate structure 10 , the entire gate structure 10 is protected by the continuous encapsulating layer 50 .
- the exposed portion of the continuous encapsulating layer 50 is etched selective to the conformal dielectric layer 40 .
- via openings are extended to the first metal semiconductor alloy 30 , 35 by etching the exposed portion of the conformal dielectric layer 40 selectively to the upper surface of the first metal semiconductor alloy 30 of the source region 20 , and the upper surface of the first metal semiconductor alloy 35 of the drain region 25 .
- Interconnects 60 may be formed in the via openings, in which the interconnects 60 are in direct contact with the upper surface of the first metal semiconductor alloy 30 to the source region 20 , and the upper surface of the first metal semiconductor alloy 35 to the drain region 25 .
- Interconnects 60 are formed by depositing a conductive metal into the via openings using a deposition process, such as physical vapor deposition (PVD). Examples of physical vapor deposition (PVD) that are suitable for forming the interconnects 60 include sputtering and plating.
- PVD physical vapor deposition
- Examples of sputtering apparatuses suitable for forming the interconnect 60 include DC diode type systems, radio frequency (RF) sputtering, magnetron sputtering, and ionized metal plasma (IMP) sputtering.
- the interconnect 60 may also be formed using chemical vapor deposition.
- the interconnect 60 may be composed of a conductive metal, such as tungsten, copper, aluminum, silver, gold, and alloys thereof.
- the above-described method provides a semiconductor device 100 that includes a gate structure 10 on a channel region 4 of a semiconductor substrate 5 .
- the gate structure 10 includes a gate dielectric 6 on the semiconductor substrate 5 , a metal gate conductor 7 on the gate dielectric 6 , and a gate conductor composed of a metal semiconductor alloy, e.g., second metal semiconductor alloy 12 , on the metal gate conductor 7 .
- At least one spacer 15 is present on the sidewalls of the gate structure 10 .
- a source region 20 and a drain region 25 are present in the semiconductor substrate 5 on opposing sides of the channel region 4 .
- Each of the source region 20 and the drain region 25 include a metal semiconductor contact 30 , 35 that may have a different composition than the metal semiconductor alloy, e.g., second metal semiconductor alloy 12 , of the gate structure 10 .
- the metal semiconductor alloy, e.g., second metal semiconductor alloy 12 , of the gate conductor is composed of cobalt silicide (CoSi 2 ), and the metal semiconductor contact 30 , 35 is composed of nickel silicide.
- the semiconductor device 100 may further include a continuous encapsulating layer 50 extending over the gate structure 10 , the at least one spacer 15 , and the source and drain region 20 , 25 .
- the continuous encapsulating layer 50 electrically isolates the gate structure 10 from the interconnects 60 to the source and drain regions 20 , 25 .
- electrically isolates it is meant that the continuous encapsulating layer 50 obstructs electrical current from being transmitted from the interconnects 60 to the gate structure 10 .
- the continuous encapsulating layer 50 eliminates electrical shorting between the interconnects 60 and the gate structure 10 .
- the continuous encapsulating dielectric layer 50 is composed of a high-k dielectric.
- the semiconductor device 100 may also include a uniform dielectric layer 40 between the continuous encapsulating layer 50 , the at least one spacer 15 and the first metal semiconductor alloy contact 30 , 35 that is present on the source region 20 and the drain region 25 .
- FIGS. 1-7 depicts a single semiconductor device 100 , it is noted that the present disclosure may be applicable to any number of semiconductor devices.
- FIG. 8 depicts one embodiment of a complementary metal oxide semiconductor (CMOS) device on a semiconductor device 5 , in which the CMOS device includes a continuous encapsulating layer 50 that is present over each of the semiconductor devices 100 A, 100 B.
- CMOS device is a semiconductor device that includes at least one p-type semiconductor device and at least one n-type semiconductor device.
- the CMOS device includes an n-type conductivity semiconductor device 100 A and a p-type conductivity semiconductor device 100 B on a single semiconductor substrate 5 .
- the n-type semiconductor device 100 A includes source and drain regions 20 ′, 25 ′ being doped with an n-type dopant.
- the n-type semiconductor device 100 A further includes a first metal semiconductor alloy 30 ′, 35 ′ on the upper surface of the source and drain regions 20 ′, 25 ′.
- the first metal semiconductor alloy 30 ′, 35 ′ is similar to the first metal semiconductor alloy 30 , 35 described above with reference to FIG. 6 . Therefore, the description of the first metal semiconductor alloy 30 , 35 that is described above with reference to FIG. 6 is suitable for the first metal semiconductor alloy 30 ′, 35 ′ that is depicted in FIG. 8 .
- the n-type semiconductor device 100 A further includes a gate structure 10 ′.
- the gate structure 10 ′ includes a gate dielectric 6 ′, a metal gate conductor 7 ′, a second metal semiconductor alloy 12 ′ and a second dielectric cap 13 ′.
- the gate structure 10 ′ depicted in FIG. 8 is similar to the gate structure 10 that is described above with reference to FIGS. 1-5 . Therefore, the description of the gate structure 10 that is described above with reference to FIGS. 1-4 is suitable for the first metal semiconductor alloy 30 ′, 35 ′ that is depicted in FIG. 8 .
- the metal gate conductor 7 ′ of the gate structure 10 ′ may be an n-type work function metal layer, as described above with reference to FIG. 1 .
- the p-type semiconductor device 100 B includes source and drain regions 20 ′′, 25 ′′ being doped with an p-type dopant.
- the p-type semiconductor device 100 B further includes a first metal semiconductor alloy 30 ′′, 35 ′′ on the upper surface of the source and drain regions 20 ′′, 25 ′′.
- the first metal semiconductor alloy 30 ′′, 35 ′′ is similar to the first metal semiconductor alloy 30 , 35 described above with reference to FIG. 6 . Therefore, the description of the first metal semiconductor alloy 30 , 35 that is described above with reference to FIG. 6 is suitable for the first metal semiconductor alloy 30 ′′, 35 ′′ that is depicted in FIG. 8 .
- the p-type semiconductor device 100 B further includes a gate structure 10 ′′.
- the gate structure 10 ′′ includes a gate dielectric 6 ′′, a metal gate conductor 7 ′′, a second metal semiconductor alloy 12 ′′ and a second dielectric cap 13 ′′.
- the gate structure 10 ′′ depicted in FIG. 8 is similar to the gate structure 10 that is described above with reference to FIGS. 1-5 . Therefore, the description of the gate structure 10 that is described above with reference to FIGS. 1-4 is suitable for the first metal semiconductor alloy 30 ′′, 35 ′′ that is depicted in FIG. 8 .
- the metal gate conductor 7 ′′ of the gate structure 10 ′′ may be a p-type work function metal layer, as described above with reference to FIG. 1 .
- the n-type conductivity semiconductor device 100 A is separated from the p-type semiconductor device 100 B by an isolation region 65 .
- the interconnects 60 ′, 60 ′′ to the source and drain regions 20 ′, 20 ′′, 25 ′, 25 ′′ can short to the gate structure 10 ′, 10 ′′ of the n-type semiconductor device 100 A and the p-type semiconductor device 100 B.
- a single continuous encapsulating layer 50 ′ may extend over the gate structure 10 ′ of the n-type conductivity semiconductor device 100 A, and the gate structure 10 ′′ of p-type conductivity semiconductor device 100 B.
- the single continuous encapsulating layer 50 ′ also extends over the upper surface of the isolation region 65 that separates the n-type conductivity semiconductor device 100 A from the p-type conductivity semiconductor device 100 B.
- the single continuous encapsulating layer 50 ′ is an etch stop that is entirely continuous, in which the etch stop is entirely free of breaks.
- Each of the n-type semiconductor device 100 A and the p-type semiconductor device 100 B may further include a conformal dielectric layer 40 ′, 40 ′′ that is present between the continuous encapsulating layer 50 ′ and the spacer 15 ′, 15 ′′ and the first metal semiconductor alloy 30 ′, 35 ′, 30 ′′, 35 ′′.
- the present disclosure provides a self aligned contact (SAC) forming process that substantially eliminates shorting between the interconnects 60 ′, 60 ′′ and the gate structures 10 ′, 10 ′′.
- SAC self aligned contact
Abstract
A method of forming a semiconductor device is provided that in some embodiments encapsulates a gate silicide in a continuous encapsulating material. By encapsulating the gate silicide in the encapsulating material, the present disclosure substantially eliminates shorting between the gate structure and the interconnects to the source and drain regions of the semiconductor device.
Description
- The present disclosure relates generally to semiconductor integrated circuits. More particularly, the present disclosure relates to scaling of semiconductor devices, such as metal oxide semiconductor field effect transistors (MOSFETs). In order to be able to make integrated circuits, such as memory, logic, and other devices, of higher integration density than currently feasible, one has to find ways to further downscale the dimensions of field effect transistors (FETs), such as MOSFETs and complementary metal oxide semiconductors (CMOS). Scaling achieves compactness and improves operating performance in devices by shrinking the overall dimensions of the device.
- A method of forming a semiconductor device is provided that in some embodiments encapsulates a gate silicide in a continuous encapsulating material. By encapsulating the gate silicide in a continuous encapsulating material, the present disclosure substantially eliminates shorting of the gate structure to the source and drain regions of the semiconductor device. In one embodiment, the method for forming the semiconductor device includes forming a gate structure on a semiconductor substrate. The gate structure includes a semiconductor containing gate conductor. A spacer is adjacent to sidewalls of the gate structure. A source region and a drain region, each having a surface of a first metal semiconductor alloy, are present in the semiconductor substrate on opposing sides of the gate structure. A first interlevel dielectric layer is fowled over the surface of the first metal semiconductor alloy. The first interlevel dielectric layer has an upper surface that is coplanar with the upper surface of the gate structure. The semiconductor containing gate conductor is converted to a second metal semiconductor alloy, and the first interlevel dielectric layer is removed. A continuous encapsulating layer is formed over the surface of the first metal semiconductor alloy, the spacer and the gate structure. A second interlevel dielectric layer is formed on the continuous encapsulating layer. Interconnects are formed to the surface of the first metal semiconductor alloy on the source region and the drain region.
- In another embodiment, a method of forming a semiconductor device is provided that includes forming a gate structure on a semiconductor substrate, in which a portion of the gate structure is composed of a semiconductor containing gate conductor. A source region and a drain region are present in the semiconductor substrate on opposing sides of the gate structure. A first metal semiconductor alloy is present on the surface of each of the source region and the drain region. A conformal dielectric layer is formed over the gate structure and on a surface of the first metal semiconductor alloy. A first interlevel dielectric layer is formed over the conformal dielectric layer, and is planarized to expose an upper surface of the gate structure. The remaining portions of the conformal dielectric layer and the first interlevel dielectric layer have an upper surface that is substantially coplanar with the upper surface of the gate structure. The semiconductor containing gate conductor of the gate structure is converted to a second metal semiconductor alloy, and the first interlevel dielectric layer is removed. A continuous encapsulating layer is formed in direct contact with the remaining portion of the conformal dielectric layer and over the second metal semiconductor alloy of the gate structure. A second interlevel dielectric layer is formed on the continuous encapsulating layer, and interconnects are formed through the second interlevel dielectric layer to the surface of the first metal semiconductor alloy on the source region and the drain region.
- In another aspect, a semiconductor device is provided that includes a gate structure on a channel region of a semiconductor substrate. The gate structure includes a gate dielectric on the semiconductor substrate, a metal gate conductor on the gate dielectric and a metal semiconductor alloy gate conductor on the metal gate conductor. At least one spacer is present on the sidewalls of the gate structure, and a source region and a drain region are present in contact with the semiconductor substrate on opposing sides of the channel region. Each of the source region and the drain region includes a metal semiconductor contact having a different composition than the metal semiconductor alloy gate conductor. A continuous encapsulating layer is present extending over the gate structure, the at least one spacer and the source and drain region.
- The following detailed description, given by way of example and not intended to limit the disclosure solely thereto, will best be appreciated in conjunction with the accompanying drawings, wherein like reference numerals denote like elements and parts, in which:
-
FIG. 1 is a side cross-sectional view depicting one embodiment of an initial structure of the disclosed method including a gate structure on a semiconductor substrate including a semiconductor containing gate conductor, a source region and a drain region present in the semiconductor substrate on opposing sides of the gate structure, a spacer adjacent to the gate structure, a first metal semiconductor alloy atop the source region and the drain region, and a conformal dielectric layer over the gate structure and the surface of the first metal semiconductor alloy, in accordance with the present disclosure. -
FIG. 2 is a side cross-sectional view depicting one embodiment of removing a first dielectric cap of the gate structure with an etch that is selective to the semiconductor containing gate conductor of the gate structure, in accordance with the present disclosure. -
FIG. 3 is a side cross-sectional view depositing a second metal layer on at least an exposed surface of the semiconductor containing gate conductor of the gate structure, in accordance with one embodiment of the present disclosure. -
FIG. 4 is a side cross-sectional view depicting annealing to intermix the second metal layer and the semiconductor containing gate conductor, in which the semiconductor containing gate structure is converted to a second metal semiconductor alloy, in accordance with one embodiment of the present disclosure. -
FIG. 5 is a side cross-sectional view depicting forming a second dielectric cap on the second metal conductor alloy having an upper surface that is coplanar with the upper surface of the first interlevel dielectric layer, in accordance with one embodiment of the present disclosure. -
FIG. 6 is a side cross-sectional view depicting removing the first interlevel dielectric layer, and forming a continuous encapsulating layer over the surface of the first metal semiconductor alloy, the spacer and the gate structure, in accordance with one embodiment of the present disclosure. -
FIG. 7 is a side cross-sectional view depicting forming a second interlevel dielectric atop the structure depicted inFIG. 6 , and forming interconnects to the source and drain regions of the semiconductor device, in accordance with one embodiment of the present disclosure. -
FIG. 8 is a side cross-sectional view depicting a complementary metal oxide semiconductor (CMOS) device, in accordance with one embodiment of the present disclosure. - Detailed embodiments of the claimed structures and methods are disclosed herein; however, it is to be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. In addition, each of the examples given in connection with the various embodiments are intended to be illustrative, and not restrictive. Further, the figures are not necessarily to scale, some features may be exaggerated to show details of particular components. Therefore, specific structural and functional details disclosed herein are not to be interpreted as limiting, but merely as a representative basis for teaching one skilled in the art to variously employ the methods and structures of the present disclosure.
- References in the specification to “one embodiment”, “an embodiment”, “an example embodiment”, etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.
- For purposes of the description hereinafter, the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the disclosed structures and methods, as oriented in the drawing figures. The terms “overlying”, “atop”, “positioned on” or “positioned atop” mean that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure may be present between the first element and the second element. The term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements.
- It has been determined that one consequence of scaling semiconductor devices, such as field effect transistors (FETs), is that as the distance between adjacent semiconductor devices is decreased it is becomes increasingly difficult to form interconnects to source and drain region of the semiconductor devices without shorting the gate structures. In one aspect, the present disclosure provides a process sequence for manufacturing a semiconductor device that forms a first metal semiconductor alloy on the source and drain regions of the semiconductor device, and forms a second metal semiconductor alloy in the gate structure of the semiconductor device, before the gate structure is encapsulated in an encapsulating dielectric layer. The encapsulating dielectric layer is a single material layer that can function as an etch stop during the forming of via openings to the source and drain regions. Therefore, because the encapsulating dielectric layer is present over the gate structure of the semiconductor device, and the via openings for the interconnects are formed using an etch that is selective to the encapsulating dielectric layer, the encapsulating dielectric layer allows for a self aligned contact forming process that substantially eliminates shorting to the gate structure.
-
FIGS. 1-7 depict a method of forming asemiconductor device 100 that utilizes a continuous encapsulatinglayer 50 to electrically isolate agate structure 10 including a metal semiconductor gate conductor from being shorted to theinterconnects 60 to the source anddrain regions semiconductor device 100. The method depicted inFIGS. 1-7 is suitable for forming any semiconductor device that contains a gate structure. As used herein, “semiconductor device” refers to an intrinsic semiconductor material that has been doped, i.e., into which a doping agent has been introduced, giving it different electrical properties than the intrinsic semiconductor. Doping involves adding dopant atoms to an intrinsic semiconductor, which changes the electron and hole carrier concentrations of the intrinsic semiconductor at thermal equilibrium. Dominant carrier concentrations in an extrinsic semiconductor determine the conductivity type of the semiconductor, e.g., n-type or p-type conductivity. - In one embodiment, the
semiconductor device 100 is a field effect transistor (FET). A field effect transistor (FET) is asemiconductor device 100 in which output current, i.e., source-drain current, is controlled by the voltage applied to agate structure 10. A field effect transistor has three terminals, i.e., agate structure 10, asource region 20, and adrain region 25. Thegate structure 10 is a structure used to control output current, i.e., flow of carriers in the channel, i.e., channel region, of a semiconducting device, such as a field effect transistor, through electrical or magnetic fields. Thechannel region 4 which is located between thesource region 20 and thedrain region 25 of a field effect transistor (FET), becomes conductive when thesemiconductor device 100 is turned on. Thesource region 20, is a doped region in thesemiconductor device 100, in which majority carriers are flowing into thechannel region 4. Thedrain region 25 is the doped region in thesemiconductor device 100 that is located at the end of thechannel region 4, in which carriers are flowing out of thesemiconductor device 100 through thedrain region 25. Although,FIGS. 1-7 of the present disclosure depict a field effect transistor (FET), any semiconductor device having a gate structure is applicable to the present disclosure. - By “continuous encapsulating layer” it is meant that a single material layer of a single material composition is formed over the entirety of the gate structure, in which the single material layer is entirely devoid of break or void through the thickness of the single material layer. In some embodiments, the
continuous encapsulating layer 50 is composed of a dielectric material that electrically isolates thegate structure 10 from theinterconnects 60. A dielectric material is a material having a room temperature conductivity of less than 10−10 (Ω-m)−1. -
FIG. 1 illustrates the results of the initial processing steps that produce agate structure 10 on asemiconductor substrate 5 including a semiconductor containinggate conductor 8, asource region 20 and adrain region 25 present in thesemiconductor substrate 5 on opposing sides of thegate structure 10, at least onespacer 15 adjacent to thegate structure 10, a firstmetal semiconductor alloy source region 20 and thedrain region 25, and aconformal dielectric layer 40 over thegate structure 10 and the surface of the firstmetal semiconductor alloy - The
semiconductor substrate 5 may be composed of a silicon containing material. Silicon containing materials include, but are not limited to, Si, single crystal Si, polycrystalline Si, SiGe, single crystal silicon germanium, polycrystalline silicon germanium, or silicon doped with carbon, amorphous Si and combinations and multi-layers thereof. Thesemiconductor substrate 5 may also be composed of other semiconductor materials, such as germanium, and compound semiconductor substrates, such as type III/V semiconductor substrates, e.g., GaAs. Although thesemiconductor substrate 5 is depicted as a bulk semiconductor substrate, semiconductor on insulator (SOI) substrate arrangements, such as silicon on insulator substrates, are also suitable for thesemiconductor substrate 5. - Still referring to
FIG. 1 , agate structure 10 is formed atop thesemiconductor substrate 5. In one embodiment, thegate structure 10 includes agate dielectric 6 present on thesemiconductor substrate 5, ametal gate conductor 7 on thegate dielectric 6, a semiconductor containinggate conductor 8 present on themetal gate conductor 7, and a firstdielectric cap 9 present on the semiconductor containinggate conductor 8. - In one embodiment, the
gate structure 10 is formed on thechannel region 4 of thesemiconductor substrate 5. In one embodiment, agate dielectric 6 is formed in direct contact with thechannel region 4 of thesemiconductor substrate 5. Thegate dielectric 6 may be composed of any dielectric material. For example, thegate dielectric 6 may be composed of an oxide, nitride or oxynitride material. Thegate dielectric 6 may be composed of a high-k dielectric material. The term “high-k” denotes a material having a dielectric constant that is greater than the dielectric constant of silicon oxide (SiO2) at room temperature, i.e., 20° C. to 25° C. In one embodiment, the high-k dielectric that provides thegate dielectric 6 is comprised of a material having a dielectric constant that is greater than 4.0, e.g., 4.1. In another embodiment, the high-k gate dielectric that provides thegate dielectric 6 is comprised of a material having a dielectric constant greater than 7.0. In yet another embodiment, the high-k gate dielectric that provides thegate dielectric 6 is comprised of a material having a dielectric constant ranging from greater than 4.0 to 30. The dielectric constants mentioned herein are relative to a vacuum at room temperature, i.e., 20° C. to 25° C. - In one example, a high-
k gate dielectric 6 is provided by hafnium oxide (HfO2). Other examples of suitable high-k dielectric materials for thegate dielectric 6 include hafnium oxide, hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, lead zinc niobate and combinations thereof - In one embodiment, the
gate dielectric 6 is formed using a deposition process, such as chemical vapor deposition (CVD). In another embodiment, thegate dielectric 6 may be formed by a thermal growth process such as, for example, oxidation, nitridation or oxynitridation. Thegate dielectric 6 may have a thickness ranging from 1 nm to 5 nm. In another embodiment, thegate dielectric 6 has a thickness ranging from 1 nm to 2.5 nm. In yet another example, thegate dielectric 6 has a thickness that ranges from 15 Å to 20 Å. - In one embodiment, the
metal gate conductor 7 is formed in direct contact with thegate dielectric 6. By “metal gate conductor” it is meant that the conductive structure is composed of metal elements, and that the metal gate conductor is not composed of a semiconductor element. - The
metal gate conductor 7 may be composed of a work function metal layer. In one embodiment, in which the semiconductor device is an n-type semiconductor device, such as an nFET, the work function metal layer that provides themetal gate conductor 7 is an n-type work function metal layer. As used herein, an “n-type work function metal layer” is a metal layer that effectuates an n-type threshold voltage shift. As used herein, “threshold voltage” is the lowest attainable gate voltage that will turn on a semiconductor device, e.g., transistor, by making the channel of the device conductive. “N-type threshold voltage shift” as used herein means a shift in the Fermi energy of an n-type semiconductor device towards a conduction band of silicon in a silicon-containing substrate of the n-type semiconductor device. The “conduction band” is the lowest lying electron energy band of the doped material that is not completely filled with electrons. In one embodiment, the work function of the n-type work function metal layer ranges from 4.1 eV to 4.3 eV. In one embodiment, the n-type work function metal layer is composed of at least one of TiAl, TaN, TiN, HfN, or combinations thereof. The n-type work function metal layer can be deposited using chemical vapor deposition (CVD), atomic layer deposition (ALD), sputtering or plating. In one embodiment, the n-type work function metal layer is composed of titanium aluminum (TiAl) and is deposited using sputtering. Examples of sputtering apparatus that may be suitable for depositing the n-type work function metal layer include DC diode type systems, radio frequency (RF) sputtering, magnetron sputtering, and ionized metal plasma (IMP) sputtering. - In another embodiment, in which the semiconductor device is a pFET, the
metal gate conductor 7 may be a p-type work function metal layer. As used herein, a “p-type work function metal layer” is a metal layer that effectuates a p-type threshold voltage shift. In one embodiment, the work function of the p-type work function metal layer ranges from 4.9 eV to 5.2 eV. The term “p-type threshold voltage shift” as used herein means a shift in the Fermi energy of a p-type semiconductor device towards a valence band of silicon in the silicon containing substrate of the p-type semiconductor device. A “valence band” is the highest range of electron energies where electrons are normally present at absolute zero. - In one embodiment, the p-type work function metal layer may be composed of titanium and their nitrided/carbide. In one embodiment, the p-type work function metal layer is composed of titanium nitride (TiN). The p-type work function metal layer may also be composed of TiAlN, Ru, Pt, Mo, Co and alloys and combinations thereof. In one embodiment, the p-type work function metal layer comprising titanium nitride (TiN) may be deposited by a physical vapor deposition (PVD) method, such as sputtering. Examples of sputtering apparatus that may be suitable for depositing the p-type work function metal layer include DC diode type systems, radio frequency (RF) sputtering, magnetron sputtering, and ionized metal plasma (IMP) sputtering. In addition to physical vapor deposition (PVD) techniques, the p-type work function metal layer may also be formed using chemical vapor deposition (CVD) and atomic layer deposition (ALD).
- In one embodiment, a semiconductor containing
gate conductor 8 is formed in direct contact with themetal gate conductor 7. By “semiconductor containing gate conductor” it is meant that the gate conductor is composed of semiconductor element that is free of metal elements. The semiconductor containinggate conductor 8 may be composed of a silicon containing material. Examples of silicon containing materials include, but are not limited to, silicon, single crystal silicon, polycrystalline silicon, silicon germanium, and amorphous silicon. In one embodiment, the semiconductor containinggate conductor 8 is provided by a doped semiconductor, such as n-type doped polysilicon. - In one embodiment, the semiconductor containing
gate conductor 8 is deposited and then doped by ion implantation. The material for the semiconductor containinggate conductor 8 may be deposited using chemical vapor deposition (CVD). Chemical vapor deposition (CVD) is a deposition process in which a deposited species is formed as a result of chemical reaction between gaseous reactants at room temperature or greater, wherein the solid product of the reaction is deposited on the surface on which a film, coating, or layer of the solid product is to be formed. Variations of CVD processes suitable for depositing the material that provides the semiconductor containinggate conductor 8 include, but are not limited to, Atmospheric Pressure CVD (APCVD), Low Pressure CVD (LPCVD) and Plasma Enhanced CVD (EPCVD), Metal-Organic CVD (MOCVD) and others. The semiconductor containinggate conductor 8 may be doped using ion implantation following the deposition of the material for the semiconductor containinggate conductor 8. In another embodiment, the semiconductor containinggate conductor 8 may be in-situ doped as the material layer for the semiconductor containinggate conductor 8 is formed. - The first
dielectric cap 9 may present in direct contact with the semiconductor containinggate conductor 8. The firstdielectric cap 9 may be composed of a dielectric material that can be etched selectively to the semiconductor containinggate conductor 8, and etched selectively to a subsequently formed first interlevel dielectric layer. In one embodiment, the firstdielectric cap 9 may be composed of amorphous carbon (α:C). Amorphous carbon is an allotrope of carbon with substantially no crystalline structure. Hydrogenated amorphous carbon (α:C:H) and/or tetrahedral amorphous carbon (ta-C) (also called diamond-like carbon) may also be employed for the firstdielectric cap 9. It is noted that the above materials for the firstdielectric cap 9 are provided for illustrative purposes only, and are not intended to limit the present disclosure, as any dielectric material may be utilized for the firstdielectric cap 9. For example, the firstdielectric cap 9 may be composed of an oxide, nitride or oxynitride material. - In one embodiment, the
gate structure 10 is formed by depositing blanket layers for each of thegate dielectric 6, themetal gate conductor 7, the semiconductor containinggate conductor 8 and the firstdielectric cap 9 to form a gate stack, and then patterning and etching the gate stack to form thegate structure 10. More specifically, a pattern is produced on the gate stack by applying a photoresist to the surface to be etched, exposing the photoresist to a pattern of radiation, and then developing the pattern into the photoresist utilizing a resist developer. Once the patterning of the photoresist is completed, the sections covered by the photoresist are protected, while the exposed regions are removed using a selective etching process that removes the unprotected regions. As used herein, the term “selective” in reference to a material removal process denotes that the rate of material removal for a first material is greater than the rate of removal for at least another material of the structure to which the material removal process is being applied. For example, a first material may be removed with a selectivity of greater than 100:1 to a second material. The remaining portion of the gate stack is positioned on at least achannel region 4 of thesemiconductor substrate 5, and provides thegate structure 10. -
FIG. 1 also depicts one embodiment of forming at least onespacer 15 on the sidewall of thegate structure 10, andfowling source regions 20 anddrain regions 25 in thesemiconductor substrate 5. The material of the at least onespacer 15 is typically a dielectric material. For example, the at least onespacer 15 may be an oxide, nitride or oxynitride material. In one example, the at least onespacer 15 is composed of silicon oxide. In another example, the at least onespacer 15 is composed of silicon nitride. - The at least one
spacer 15 may be formed using deposition, photolithography and etch processes. In one embodiment, the material for the at least onespacer 15 is first blanket deposited over thegate structure 10 and the exposed portions of thesemiconductor substrate 5. The material for the at least onespacer 15 may be deposited as a conformal layer. As used herein, “a conformal layer”, such as a conformal dielectric layer, is a deposited material having a thickness that remains substantially the same regardless of the geometry of underlying features on which the layer is deposited. In one example, the thickness of the conformal layer that is deposited for thefirst spacer 15 varies by no greater than 20% of the average thickness for the layer. - In one embodiment, the material layer for the at least one
spacer 15 may be formed using thermal growth or deposition. In one example, the material layer for the at least onespacer 15 is deposited using thermal oxidation and is composed of silicon oxide. In another example, the material layer for the at least onespacer 15 is formed by a deposition process, such as chemical vapor deposition (CVD). Variations of CVD processes suitable for the material layer for the at least onespacer 15 include, but are not limited to, Atmospheric Pressure CVD (APCVD), Low Pressure CVD (LPCVD) and Plasma Enhanced CVD (EPCVD), Metal-Organic CVD (MOCVD) and others. Following deposition, the material layer for the at least onespacer 15 is etched to remove the portions of the material layer from the upper surfaces of thesemiconductor substrate 5 that are not adjacent to thegate structure 10, and from the upper surface of thegate structure 10. The etch process for forming the at least onespacer 15 may be a spacer etch back process. In one example, the etch process for forming the at least onespacer 15 is an anisotropic etch. As used herein, an “anisotropic etch process” denotes a material removal process in which the etch rate in the direction normal to the surface to be etched is higher than in the direction parallel to the surface to be etched. Examples of anisotropic etch process suitable for forming the at least onespacer 15 include, but are not limited to, reactive-ion etching (RIE), ion beam etching, plasma etching and/or laser ablation. Reactive ion etch (RIE) is a form of plasma etching, in which the surface to be etched may be placed on an RF powered electrode and takes on a potential that accelerates an etching species, which is extracted from a plasma, towards the surface to be etched, wherein a chemical etching reaction takes place in the direction normal to the surface being etched. Following etching, the remaining portion of the material layer for the at least onespacer 15 is in direct contact with the sidewall of thegate structure 10. In one embodiment, the at least onespacer 15 was a width that ranges from 1.0 nm to 10.0 nm. In another embodiment, the at least onespacer 15 has a width that ranges from 2.0 nm to 5.0 - Referring to
FIG. 1 , asource region 20 and adrain region 25 may be on opposing sides of thechannel region 4. The conductivity-type of thesource region 20 and thedrain region 25 determines the conductivity of the semiconductor device. The source and drainregions source region 20 and thedrain regions 25 of the semiconductor device have been doped with a p-type or n-type dopant. As used herein, “p-type” refers to the addition of impurities to an intrinsic semiconductor that creates deficiencies of valence electrons. In a silicon-containing substrate, examples of p-type dopants, i.e., impurities, include but are not limited to boron, aluminum, gallium and indium. As used herein, “n-type” refers to the addition of impurities that contributes free electrons to an intrinsic semiconductor. In a silicon containing substrate, examples of n-type dopants, i.e., impurities, include but are not limited to, antimony, arsenic and phosphorous. - In one embodiment, the extension portion of the
source region 20 and thedrain region 25 is formed using an ion implantation process. In one embodiment, the dopant species for the extension portion of thesource region 20 is boron (B) or BF2. Boron may be implanted utilizing implant energies ranging from 0.2 keV to 3.0 keV with an implant dose ranging from 5×1014 atoms/cm2 to 5×1015 atoms/cm2. BF2 may be implanted utilizing implant energies ranging from 1.0 keV to 15.0 keV and a dose ranging from 5×1014 atoms/cm2 to 5×1015 atoms/cm2. In one embodiment, a typical implant for the extension portion of the n-type drain region 25 is arsenic. The n-type extension portion of thedrain region 25 can be implanted with arsenic using implant energies ranging from 1.0 keV to 10.0 keV with a dose ranging from 5×1014 atoms/cm2 to 5×1015 atoms/cm2. Typically, the dopant concentration of the extension portion of thesource region 20 and thedrain region 25 having a p-type dopant ranges from 5×1019 atoms/cm3 to 5×1020 atoms/cm3. In another embodiment, the dopant concentration of the extension portion of thesource region 20 and thedrain region 25 having p-type dopant ranges from 7×1019 atoms/cm3 to 2×1020 atoms/cm3. - The deep dopant regions (not shown) typically have the same conductivity dopant as the extension portion of the
source region 20 and thedrain region 25. The dopant for the deep source region and the deep drain region is present in greater concentration and at greater depths into thesemiconductor substrate 5 than the dopant for the extension portion of thesource region 20 and thedrain region 25. In some embodiments, a halo implant (not shown) may also be formed at the corner of the junction opposite the upper surface of thechannel region 4. The halo implant region is typically of an opposite conductivity, as the extension portion of the source and drainregions - In one embodiment, a raised source region and a raised drain region (not shown) is formed on the portion of the
semiconductor substrate 5 including at least the source extension region and the drain extension region. The raised source region and the raised drain region may have the same conductivity as the source extension region and the drain extension region. The raised source region and the raised drain region may be deposited using an epitaxial growth process. “Epitaxial growth and/or deposition” means the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has the same crystalline characteristics as the semiconductor material of the deposition surface. The raised source region and the raised drain region may be doped using ion implantation after epitaxial growth, or the raised source region and raised drain region may be doped in-situ during the epitaxial growth process. - The source and drain
regions - At least a portion of the
semiconductor substrate 5 that contains the source and drainregions metal semiconductor alloy metal semiconductor alloy semiconductor substrate 5, and is adjacent to the at least onespacer 15. In one embodiment, the firstmetal semiconductor alloy semiconductor substrate 5 using a deposition process, such as physical vapor deposition (PVD). Examples of physical vapor deposition (PVD) that are suitable for forming the firstmetal semiconductor alloy metal semiconductor alloy - In one example, the first
metal semiconductor alloy metal semiconductor alloy -
FIG. 1 further depicts one embodiment of forming aconformal dielectric layer 40 over at least thegate structure 10, the at least onespacer 15, the firstmetal semiconductor alloy 30 that is present on thesource region 20, and the firstmetal semiconductor alloy 35 that is present on thedrain region 25. Theconformal dielectric layer 40 may be formed using thermal growth or deposition. In one example, theconformal dielectric layer 40 is formed using thermal oxidation and is composed of silicon oxide. In another example, theconformal dielectric layer 40 is formed by a deposition process, such as chemical vapor deposition (CVD). Variations of CVD processes suitable for depositing theconformal dielectric layer 40 include, but are not limited to, Atmospheric Pressure CVD (APCVD), Low Pressure CVD (LPCVD) and Plasma Enhanced CVD (EPCVD), Metal-Organic CVD (MOCVD) and others. The thickness of the material layer for theconformal dielectric layer 40 typically ranges from 1.0 nm to 10.0 nm. In another embodiment, the material layer for theconformal dielectric layer 40 has a thickness that ranges from 2.0 nm to 5.0 nm. - The material of the
conformal dielectric layer 40 is typically a dielectric material. For example, the material of theconformal dielectric layer 40 may be an oxide, nitride or oxynitride material. In one embodiment, theconformal dielectric layer 40 is composed of silicon nitride. The material for theconformal dielectric layer 40 is selected so that it may be etched selectively to the at least onespacer 15, thegate structure 10 and thesemiconductor substrate 5. In one example, when the at least onespacer 15 is composed of silicon oxide (SiO2), theconformal dielectric layer 40 may be composed of silicon nitride (Si3N4). In another example, when the at least onespacer 15 is composed of silicon nitride (Si3N4), theconformal dielectric layer 40 may be composed of silicon oxide (SiO2). It is noted that these materials are provided for illustrative examples only, and is not intended to limit the disclosure. - In one embodiment, a first
interlevel dielectric layer 45 is deposited atop theconformal dielectric layer 40. The composition of the firstinterlevel dielectric layer 45 may be selected from the group consisting of silicon-containing materials such as SiO2, Si3N4, SiOxNy, SiC, SiCO, SiCOH, and SiCH compounds, the above-mentioned silicon-containing materials with some or all of the Si replaced by Ge, carbon-doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers such as polyamides or SiLK™, other carbon-containing materials, organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials, and diamond-like carbon (DLC, also known as amorphous hydrogenated carbon, α-C:H). Additional choices for the firstinterlevel dielectric layer 45 include, any of the aforementioned materials in porous form, or in a form that changes during processing to or from being porous and/or permeable to being non-porous and/or non-permeable. - In one embodiment, in which the
conformal dielectric layer 40 is composed of amorphous carbon, the firstinterlevel dielectric layer 45 may be composed of silicon oxide. The firstinterlevel dielectric layer 45 may be deposited using chemical vapor deposition (CVD). In addition to chemical vapor deposition (CVD), the firstinterlevel dielectric layer 45 may also be formed using spinning from solution, spraying from solution, and evaporation. - Following deposition, the first
interlevel dielectric layer 45 is planarized until the upper surface of thegate structure 10 is exposed. In one embodiment, the planarization is continued until the firstinterlevel dielectric layer 45 and theconformal dielectric layer 40 is removed from over thegate structure 10 to expose the upper surface of the firstdielectric cap 9. “Planarization” is a material removal process that employs at least mechanical forces, such as frictional media, to produce a planar surface. In one embodiment, the planarization process includes chemical mechanical polishing (CMP) or grinding. Chemical mechanical planarization (CMP) is a material removal process using both chemical reactions and mechanical forces to remove material and planarize a surface. -
FIG. 2 depicts removing the firstdielectric cap 9 of thegate structure 10 with an etch that is selective to the semiconductor containinggate conductor 8 of thegate structure 10. The etch may be an isotropic etch or an anisotropic etch. The anisotropic etch may include reactive-ion etching (RIE). Other examples of anisotropic etching that can be used at this point of the present disclosure includes ion beam etching, plasma etching or laser ablation. In comparison to anisotropic etching, isotropic etching is non-directional. One example of an isotropic etch is a wet chemical etch. -
FIG. 3 depicts depositing asecond metal layer 11 on at least an exposed surface of the semiconductor containinggate conductor 8 of thegate structure 10. In one embodiment, thesecond metal layer 11 is blanket deposited atop the structure depicted inFIG. 2 , in which thesecond metal layer 11 is also formed on the upper surface of the firstinterlevel dielectric layer 45. Thesecond metal layer 11 may be formed using a deposition process, such as physical vapor deposition (PVD). Examples of physical vapor deposition (PVD) that are suitable for forming thesecond metal layer 11 include sputtering and plating. Examples of sputtering apparatuses suitable for forming thesecond metal layer 11 include DC diode type systems, radio frequency (RF) sputtering, magnetron sputtering, and ionized metal plasma (IMP) sputtering. Thesecond metal layer 11 may be composed of at least one metal selected from the group including W, Sc, Y, Ho, Gd, Lu, Dy, Tb, Er, Yb, Hf, Ir, Pt, Os or combinations thereof. The thickness of thesecond metal layer 11 may range from 1.0 nm to 10.0 nm. In another embodiment, thesecond metal layer 11 has a thickness that ranges from 2.0 nm to 5.0 nm. -
FIG. 4 depicts annealing to intermix thesecond metal layer 11 and the semiconductor containinggate conductor 8, in which the semiconductor containinggate structure 8 is converted to a secondmetal semiconductor alloy 12. In one embodiment, the annealing may be provided by thermal anneal, rapid thermal anneal, laser anneal or combinations thereof. In one embodiment, the annealing is at a temperature ranging from about 20° C. to about 1000° C. In another embodiment, the annealing is at a temperature ranging from about 200° C. to about 1000° C. In one embodiment, the annealing is conducted until the entire semiconductor containing gate conductor is fully silicided. By “fully silicided” it is meant that the entire thickness of the semiconductor containing gate conductor is intermixed with a metal to form the secondmetal semiconductor alloy 12. The fully silicided semiconductor containing gate conductor typically includes metal elements intermixed with the semiconductor elements extending from the upper surface of the semiconductor containing gate conductor to the base surface of the semiconductor containing gate conductor. In one embodiment, the secondmetal semiconductor alloy 12 that provides the fully silicided gate conductor is composed of nickel silicide, cobalt silicide (CoSi) or cobalt disilicide (CoSi2). Examples of nickel silicides that are suitable for the secondmetal semiconductor alloy 12 include Ni3Si, Ni31Si12 (Ni5Si2), Ni2Si, Ni3Si2, NiSi, NiSi2 and combinations thereof. In some embodiments, the composition of the secondmetal semiconductor alloy 12 is selected to limit volumetric expansion of the portion of the gate conductor that includes the secondmetal semiconductor alloy 12. - Following alloying of the
second metal layer 11 and the semiconductor containinggate structure 8, the non-reacted portions of thesecond metal layer 11 are removed with an etch that is selective to the secondmetal semiconductor alloy 12. The etch for removing the non-reacted portions of thesecond metal layer 11 may also be selective to the firstinterlevel dielectric layer 45. -
FIG. 5 depicts forming asecond dielectric cap 13 on the second metalconductor alloy layer 12. Thesecond dielectric cap 13 typically has an upper surface that is coplanar with the upper surface of the firstinterlevel dielectric 45. Thesecond dielectric cap 13 may be composed of any material that allows for the firstinterlevel dielectric layer 45 to be removed by an etch that is selective to thesecond dielectric cap 13. For example, thesecond dielectric cap 13 may be composed of a nitride, oxide or oxynitride material. In some embodiments, thesecond dielectric cap 13 is composed of an oxide, nitride or oxynitride material. In one embodiment, in which theconformal dielectric layer 40 is composed of a nitride, such as silicon nitride, and the firstinterlevel dielectric layer 45 is composed of an oxide, such as silicon oxide, thesecond dielectric cap 13 may be composed of a nitride, such as silicon nitride. - The
second dielectric cap 13 is typically formed using a deposition method. In one example, thesecond dielectric cap 13 is formed from a blanket deposited material layer. The material layer for thesecond dielectric cap 13 may be deposited on the upper surface of the firstinterlevel dielectric layer 45, and may be deposited to a thickness that fills the void over the secondmetal semiconductor alloy 12 of thegate structure 10 that is produced by removing the firstdielectric cap 9. Following deposition, the material layer for thesecond dielectric cap 13 is planarized until the upper surface of the remaining portion of the material for thesecond dielectric cap 13 is coplanar with the upper portion of the firstinterlevel dielectric layer 45. In one embodiment, the planarization process includes chemical mechanical polishing (CMP) or grinding. -
FIG. 6 depicts removing the firstinterlevel dielectric layer 45. In one embodiment, the firstinterlevel dielectric layer 45 is removed by an etch process that is selective to thesecond dielectric cap 13 and theconformal dielectric layer 40. In one example, in which the firstinterlevel dielectric 45 is composed of an oxide, such as silicon oxide, and theconformal dielectric layer 40 and thesecond dielectric cap 13 is composed of a nitride, such as silicon nitride, the etch process for removing the firstinterlevel dielectric layer 45 may be provided by a chemical oxide removal (COR) process. In one embodiment, COR process includes exposing the structure to a gaseous mixture of HF and ammonia at a pressure of 30 mTorr or below. In one embodiment, the COR process further includes a pressure between 1 mTorr and 10 mTorr, and a temperature of 25° C. or greater. The ratio of gaseous HF to gaseous ammonia may range from 1:10 to 10:1. In one example, the ratio of gaseous HF to gaseous ammonia is 2:1. In one example, a solid reaction product is formed as a result of the structure's exposure to HF and ammonia gas. The solid reaction product includes etched oxide, reactants or combinations thereof. The solid reaction product is removed in a second step which includes heating the structure to a temperature about 100° C., thus causing the reaction product to evaporate, and rinsing the structure in water. -
FIG. 6 also depicts forming acontinuous encapsulating layer 50 over the surface of the firstmetal semiconductor alloy spacer 15 and thegate structure 10. Thecontinuous encapsulating layer 50 is typically a single material layer. Thecontinuous encapsulating layer 50 may be in direct contact with theconformal dielectric layer 40 that is present on the upper surface of the firstmetal semiconductor alloy second dielectric cap 13 of thegate structure 10. Thecontinuous encapsulating layer 50 is typically composed of a dielectric material, such as an oxide, nitride or oxynitride. In one embodiment, thecontinuous encapsulating layer 50 is composed of a high-k dielectric material. One high-k dielectric material that is suitable for thecontinuous encapsulating layer 50 is hafnium oxide (HfO2). Other examples of suitable high-k dielectric materials for thecontinuous encapsulating layer 50 include hafnium silicon oxide, hafnium silicon oxynitride, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, zirconium silicon oxynitride, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, lead zinc niobate and combinations thereof. In one embodiment, thecontinuous encapsulating layer 50 hermetically seals thegate structure 10. - The
continuous encapsulating layer 50 typically protects thegate structure 10 of the semiconductor device from being shorted to the later formed interconnects. As the semiconductor devices are scaled to smaller and smaller dimensions, the distance separating the gate structures of adjacent semiconductor devices is reduced. As the distance between the adjacent semiconductor devices decreases, the potential for shorting of the interconnects to thegate structures 10 increases. Thecontinuous encapsulating layer 50 protects thegate structure 10 from being shorted by providing an etch stop that is entirely continuous, in which the etch stop is entirely free of breaks. The etch process for foaming the via openings to the source and drain regions is selected to provide that the etch chemistry is selective to thecontinuous encapsulating layer 50. Because the etch process that fauns the via openings for the interconnects does not etch thecontinuous encapsulating layer 50, and thecontinuous encapsulating layer 50 covers the entirety of thegate structure 10, theentire gate structure 10 is protected by thecontinuous encapsulating layer 50. Therefore, theentire gate structure 10 is electrically isolated from the later formed interconnects by thecontinuous encapsulating layer 50. -
FIG. 7 depicts forming a second interleveldielectric layer 55 over the structure depicted inFIG. 6 , and forminginterconnects 60 to thesource regions 20 anddrain regions 25 of thesemiconductor device 100. Because thecontinuous encapsulating layer 50 covers the entirety of thegate structure 10, and the etch process for forming the via openings for theinterconnects 60 is selective to thecontinuous encapsulating layer 50, the present disclosure provides a self aligned contact (SAC) forming process. - The composition of the second interlevel
dielectric layer 55 may be selected from the group consisting of silicon-containing materials such as SiO2, Si3N4, SiOxNy, SiC, SiCO, SiCOH, and SiCH compounds, the above-mentioned silicon-containing materials with some or all of the Si replaced by Ge, carbon-doped oxides, inorganic oxides, inorganic polymers, hybrid polymers, organic polymers such as polyamides or SiLK™, other carbon-containing materials, organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials, and diamond-like carbon (DLC, also known as amorphous hydrogenated carbon, α-C:H). Additional choices for the second interleveldielectric layer 55 include, any of the aforementioned materials in porous form, or in a form that changes during processing to or from being porous and/or permeable to being non-porous and/or non-permeable. - Via openings may be formed to expose an upper surface of the first
metal semiconductor alloy source region 20 and thedrain region 25. The via openings may be formed using photolithography and etch processes. For example, a photoresist etch mask can be produced by applying a photoresist layer to the upper surface of the second interleveldielectric layer 55, exposing the photoresist layer to a pattern of radiation, and then developing the pattern into the photoresist layer utilizing a resist developer. The photoresist etch mask may be positioned so that the portions of the second interleveldielectric layer 55 that are not protected by the photoresist etch mask may be etched in order to provide the via openings. The exposed portion of the second interleveldielectric layer 55 is then removed by a selective etch. In one embodiment, the selective etch removes the material of the second interleveldielectric layer 55 selectively tocontinuous encapsulating layer 50. The etch that removes the exposed portion of the second interleveldielectric layer 55 may be an anisotropic etch. Examples of anisotropic etch process suitable for forming the via openings include, but are not limited to, reactive-ion etching (RIE), ion beam etching, plasma etching and/or laser ablation. Because the etch process that forms the via openings through the second interleveldielectric layer 55 does not etch thecontinuous encapsulating layer 50, and thecontinuous encapsulating layer 50 covers the entirety of thegate structure 10, theentire gate structure 10 is protected by thecontinuous encapsulating layer 50. - In one embodiment, following the etching of the second interlevel
dielectric layer 55, the exposed portion of thecontinuous encapsulating layer 50 is etched selective to theconformal dielectric layer 40. Thereafter, via openings are extended to the firstmetal semiconductor alloy conformal dielectric layer 40 selectively to the upper surface of the firstmetal semiconductor alloy 30 of thesource region 20, and the upper surface of the firstmetal semiconductor alloy 35 of thedrain region 25. -
Interconnects 60 may be formed in the via openings, in which theinterconnects 60 are in direct contact with the upper surface of the firstmetal semiconductor alloy 30 to thesource region 20, and the upper surface of the firstmetal semiconductor alloy 35 to thedrain region 25.Interconnects 60 are formed by depositing a conductive metal into the via openings using a deposition process, such as physical vapor deposition (PVD). Examples of physical vapor deposition (PVD) that are suitable for forming theinterconnects 60 include sputtering and plating. Examples of sputtering apparatuses suitable for forming theinterconnect 60 include DC diode type systems, radio frequency (RF) sputtering, magnetron sputtering, and ionized metal plasma (IMP) sputtering. Theinterconnect 60 may also be formed using chemical vapor deposition. Theinterconnect 60 may be composed of a conductive metal, such as tungsten, copper, aluminum, silver, gold, and alloys thereof. - In one embodiment, the above-described method provides a
semiconductor device 100 that includes agate structure 10 on achannel region 4 of asemiconductor substrate 5. Thegate structure 10 includes agate dielectric 6 on thesemiconductor substrate 5, ametal gate conductor 7 on thegate dielectric 6, and a gate conductor composed of a metal semiconductor alloy, e.g., secondmetal semiconductor alloy 12, on themetal gate conductor 7. At least onespacer 15 is present on the sidewalls of thegate structure 10. Asource region 20 and adrain region 25 are present in thesemiconductor substrate 5 on opposing sides of thechannel region 4. - Each of the
source region 20 and thedrain region 25 include ametal semiconductor contact metal semiconductor alloy 12, of thegate structure 10. In one embodiment, the metal semiconductor alloy, e.g., secondmetal semiconductor alloy 12, of the gate conductor is composed of cobalt silicide (CoSi2), and themetal semiconductor contact - The
semiconductor device 100 may further include acontinuous encapsulating layer 50 extending over thegate structure 10, the at least onespacer 15, and the source and drainregion continuous encapsulating layer 50 electrically isolates thegate structure 10 from theinterconnects 60 to the source and drainregions continuous encapsulating layer 50 obstructs electrical current from being transmitted from theinterconnects 60 to thegate structure 10. In one embodiment, thecontinuous encapsulating layer 50 eliminates electrical shorting between theinterconnects 60 and thegate structure 10. In one embodiment, the continuousencapsulating dielectric layer 50 is composed of a high-k dielectric. Thesemiconductor device 100 may also include auniform dielectric layer 40 between thecontinuous encapsulating layer 50, the at least onespacer 15 and the first metalsemiconductor alloy contact source region 20 and thedrain region 25. AlthoughFIGS. 1-7 depicts asingle semiconductor device 100, it is noted that the present disclosure may be applicable to any number of semiconductor devices. - For example,
FIG. 8 depicts one embodiment of a complementary metal oxide semiconductor (CMOS) device on asemiconductor device 5, in which the CMOS device includes acontinuous encapsulating layer 50 that is present over each of thesemiconductor devices conductivity semiconductor device 100A and a p-typeconductivity semiconductor device 100B on asingle semiconductor substrate 5. - The n-
type semiconductor device 100A includes source and drainregions 20′, 25′ being doped with an n-type dopant. The n-type semiconductor device 100A further includes a firstmetal semiconductor alloy 30′, 35′ on the upper surface of the source and drainregions 20′, 25′. The firstmetal semiconductor alloy 30′, 35′ is similar to the firstmetal semiconductor alloy FIG. 6 . Therefore, the description of the firstmetal semiconductor alloy FIG. 6 is suitable for the firstmetal semiconductor alloy 30′, 35′ that is depicted inFIG. 8 . The n-type semiconductor device 100A further includes agate structure 10′. Thegate structure 10′ includes agate dielectric 6′, ametal gate conductor 7′, a secondmetal semiconductor alloy 12′ and asecond dielectric cap 13′. Thegate structure 10′ depicted inFIG. 8 is similar to thegate structure 10 that is described above with reference toFIGS. 1-5 . Therefore, the description of thegate structure 10 that is described above with reference toFIGS. 1-4 is suitable for the firstmetal semiconductor alloy 30′, 35′ that is depicted inFIG. 8 . Themetal gate conductor 7′ of thegate structure 10′ may be an n-type work function metal layer, as described above with reference toFIG. 1 . - The p-
type semiconductor device 100B includes source and drainregions 20″, 25″ being doped with an p-type dopant. The p-type semiconductor device 100B further includes a firstmetal semiconductor alloy 30″, 35″ on the upper surface of the source and drainregions 20″, 25″. The firstmetal semiconductor alloy 30″, 35″ is similar to the firstmetal semiconductor alloy FIG. 6 . Therefore, the description of the firstmetal semiconductor alloy FIG. 6 is suitable for the firstmetal semiconductor alloy 30″, 35″ that is depicted inFIG. 8 . The p-type semiconductor device 100B further includes agate structure 10″. Thegate structure 10″ includes agate dielectric 6″, ametal gate conductor 7″, a secondmetal semiconductor alloy 12″ and asecond dielectric cap 13″. Thegate structure 10″ depicted inFIG. 8 is similar to thegate structure 10 that is described above with reference toFIGS. 1-5 . Therefore, the description of thegate structure 10 that is described above with reference toFIGS. 1-4 is suitable for the firstmetal semiconductor alloy 30″, 35″ that is depicted inFIG. 8 . Themetal gate conductor 7″ of thegate structure 10″ may be a p-type work function metal layer, as described above with reference toFIG. 1 . The n-typeconductivity semiconductor device 100A is separated from the p-type semiconductor device 100B by anisolation region 65. - As
semiconductor devices interconnects 60′, 60″ to the source and drainregions 20′, 20″, 25′, 25″, can short to thegate structure 10′, 10″ of the n-type semiconductor device 100A and the p-type semiconductor device 100B. To eliminate shorting to thegate structures 10′, 10″, a singlecontinuous encapsulating layer 50′ may extend over thegate structure 10′ of the n-typeconductivity semiconductor device 100A, and thegate structure 10″ of p-typeconductivity semiconductor device 100B. The singlecontinuous encapsulating layer 50′ also extends over the upper surface of theisolation region 65 that separates the n-typeconductivity semiconductor device 100A from the p-typeconductivity semiconductor device 100B. The singlecontinuous encapsulating layer 50′ is an etch stop that is entirely continuous, in which the etch stop is entirely free of breaks. Each of the n-type semiconductor device 100A and the p-type semiconductor device 100B may further include aconformal dielectric layer 40′, 40″ that is present between thecontinuous encapsulating layer 50′ and thespacer 15′, 15″ and the firstmetal semiconductor alloy 30′, 35′, 30″, 35″. Because thecontinuous encapsulating layer 50′ covers the entirety of thegate structures 10′, 10″ and is free of breaks to thegate structures 10′, 10″, and the etch process for forming the via openings for theinterconnects 60′, 60″ is selective to thecontinuous encapsulating layer 50′, the present disclosure provides a self aligned contact (SAC) forming process that substantially eliminates shorting between theinterconnects 60′, 60″ and thegate structures 10′, 10″. - While the claimed methods and structures has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and details may be made therein without departing from the spirit and scope of the presently claimed methods and structures.
Claims (20)
1. A method of forming a semiconductor device comprising:
forming a gate structure on a semiconductor substrate, the gate structure including a semiconductor containing gate conductor, wherein a source region and a drain region having a surface of a first metal semiconductor alloy are present in the semiconductor substrate on opposing sides of the gate structure and a spacer is adjacent to sidewalls of the gates structure;
forming a first interlevel dielectric layer over the surface of the first metal semiconductor alloy, wherein the first interlevel dielectric layer has an upper surface that is coplanar with the upper surface of the gate structure;
converting the semiconductor containing gate conductor to a second metal semiconductor alloy;
removing the first interlevel dielectric layer;
forming a continuous encapsulating layer over the surface of the first metal semiconductor alloy, the spacer and the gate structure;
forming a second interlevel dielectric layer on the continuous encapsulating layer; and
forming interconnects to the surface of the first metal semiconductor alloy on the source region and the drain region.
2. The method of claim 1 , wherein the forming of the interconnects comprises etching a via opening through the second interlevel dielectric layer selective to the continuous encapsulating layer, extending the via opening through the continuous encapsulating layer to an exposed portion of the first metal semiconductor alloy, and forming the interconnect in the via opening in direct contact with the exposed portion of the first metal semiconductor alloy.
3. The method of claim 1 , wherein the forming of the gate structure on the semiconductor substrate comprises:
depositing a gate dielectric layer directly on the semiconductor substrate;
depositing a metal gate conductor layer directly on the gate conductor layer;
depositing a semiconductor containing gate conductor layer directly on the metal gate conductor layer;
depositing a capping dielectric layer directly on the semiconductor containing gate conductor layer;
forming an etch mask overlying the semiconductor containing gate conductor layer; and
etching the capping dielectric layer, the semiconductor containing gate conductor layer, the metal gate conductor layer, and the gate dielectric layer selectively to the etch mask and the semiconductor substrate to provide the gate structure, wherein a first dielectric cap is present on an upper surface of the gate structure.
4. The method of claim 3 , wherein the spacer is formed in direct contact with the sidewalls of the gate structure, and the source region and the drain region are formed in the semiconductor substrate by ion implantation.
5. The method of claim 4 , wherein the first metal semiconductor alloy is formed by depositing a first metal layer on the surface of the source region and the drain region; annealing to intermix the first metal layer and a semiconductor from the semiconductor substrate in the source region and the drain region; and removing non-reacted portions of the first metal layer.
6. The method of claim 1 , wherein the forming of the first interlevel dielectric layer over the surface of the first metal semiconductor alloy comprises:
depositing the first interlevel dielectric layer over the gate structure, the spacer and the surface of the first metal semiconductor alloy; and
planarizing the first interlevel dielectric layer until the upper surface is coplanar with an upper surface of a remaining portion of the first interlevel dielectric layer.
7. The method of claim 2 , wherein the gate stack further includes a first dielectric cap, and the converting of the semiconductor containing gate conductor to a second metal semiconductor alloy comprises:
removing the first dielectric cap with an etch that is selective to the semiconductor containing gate conductor;
depositing a second metal layer on at least an exposed surface of the semiconductor containing gate conductor;
annealing to intermix the second metal layer and the semiconductor containing gate conductor;
removing non-reacted portions of the second metal layer; and
forming a second dielectric cap on the second metal conductor alloy having an upper surface that is coplanar with the upper surface of the first interlevel dielectric layer.
8. The method of claim 1 , wherein the forming of the continuous encapsulating layer over the surface of the first metal semiconductor alloy comprises depositing a single dielectric material layer over the surface of the first metal semiconductor alloy, the spacer, and the second metal semiconductor alloy of the gate structure.
9. The method of claim 7 further comprising forming a conformal dielectric layer on the gate structure, the spacer and the surface of the first metal semiconductor alloy before forming the first interlevel dielectric layer, and removing a portion of the conformal dielectric layer from the upper surface of the gate structure when the first interlevel dielectric layer is planarized so that the first interlevel dielectric layer has an upper surface that is coplanar with the upper surface of the gate structure, wherein a remaining portion of the conformal dielectric layer is present in direct contact with the spacer and the surface of the first metal semiconductor alloy.
10. The method of claim 9 , wherein the forming of the continuous encapsulating layer over the surface of the first metal semiconductor alloy comprises depositing a single dielectric material layer in direct contact with the conformal dielectric layer that is in direct contact with the first metal semiconductor alloy and the spacer, and in direct contact with the second dielectric cap that is in direct contact with the second metal conductor alloy.
11. The method of claim 1 , wherein the forming of the second interlevel dielectric layer on the continuous encapsulating layer comprises forming the second interlevel dielectric layer in direct contact with the continuous encapsulating layer that is over the surface of the first metal semiconductor alloy, the spacer, and the second metal semiconductor alloy of the gate structure.
12. The method of claim 10 , wherein the extending of the via opening through the continuous encapsulating layer to an exposed portion of the first metal semiconductor alloy comprises:
etching the continuous encapsulating layer selective to the conformal dielectric layer; and
etching the conformal dielectric layer selective to the first metal semiconductor alloy.
13. The method of claim 2 , wherein the forming of the interconnect in the via opening in direct contact with the exposed portion of the first metal semiconductor alloy comprises depositing a metal into the via opening using physical vapor deposition (PVD).
14. A method of forming a semiconductor device comprising:
forming a gate structure on a semiconductor substrate including a semiconductor containing gate conductor, wherein a source region and a drain region having a surface of a first metal semiconductor alloy are present in the semiconductor substrate on opposing sides of the gate structure;
forming a conformal dielectric layer over the gate structure and the surface of the first metal semiconductor alloy;
forming a first interlevel dielectric layer over the conformal dielectric layer;
planarizing to expose an upper surface of the gate structure, wherein the remaining portion of the conformal dielectric layer and the first interlevel dielectric layer have an upper surface substantially coplanar with the upper surface of the gate structure;
converting the semiconductor containing gate conductor of the gate structure to a second metal semiconductor alloy;
removing the first interlevel dielectric layer;
forming a continuous encapsulating layer in direct contact with the remaining portion of the conformal dielectric and over the second metal semiconductor alloy of the gate structure;
forming a second interlevel dielectric layer on the continuous encapsulating layer; and
forming interconnects to the surface of the first metal semiconductor alloy on the source region and the drain region.
15. The method of claim 14 , wherein the forming of the interconnects comprises etching a via opening through the second interlevel dielectric layer selective to the continuous encapsulating layer, extending the via opening through the continuous encapsulating layer to an exposed portion of the first metal semiconductor alloy, and forming the interconnect in the via opening in direct contact with the exposed portion of the first metal semiconductor alloy.
16. The method of claim 14 , wherein the gate structure further includes a first dielectric cap, and the converting of the semiconductor containing gate conductor to a second metal semiconductor alloy comprises:
removing the first dielectric cap with an etch that is selective to the semiconductor containing gate conductor;
depositing a metal layer on at least an exposed surface of the semiconductor containing gate conductor;
annealing to intermix the metal layer and the semiconductor containing gate conductor;
removing non-reacted portions of the metal layer; and
forming a second dielectric cap on the second metal conductor alloy having an upper surface that is coplanar with the upper surface of the first interlevel dielectric layer.
17. A semiconductor device comprising:
a gate structure on a channel region of a semiconductor substrate, wherein the gate structure includes a gate dielectric on the semiconductor substrate, a metal gate conductor on the gate dielectric and a metal semiconductor alloy gate conductor on the metal gate conductor;
at least one spacer present on the sidewalls of the gate structure;
a source region and a drain region present in contact with the semiconductor substrate on opposing sides of the channel region, wherein each of the source region and the drain region include a metal semiconductor contact having a different composition than the metal semiconductor alloy gate conductor;
and
a continuous encapsulating dielectric layer extending over the gate structure, the at least one spacer and at least a portion of the source and drain region.
18. The semiconductor device of claim 17 , further comprising a uniform dielectric layer between the continuous encapsulating dielectric layer, the at least one spacer and the metal semiconductor contact.
19. The semiconductor device of claim 17 , wherein the metal semiconductor alloy gate conductor is comprised of cobalt silicide (CoSi2), and the metal semiconductor contact is comprised of nickel silicide.
20. The semiconductor device of claim 17 , wherein the continuous encapsulating dielectric layer is composed of a high-k dielectric.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/025,470 US20120205727A1 (en) | 2011-02-11 | 2011-02-11 | Semiconductor device including multiple metal semiconductor alloy region and a gate structure covered by a continuous encapsulating layer |
US13/604,143 US8901670B2 (en) | 2011-02-11 | 2012-09-05 | Semiconductor device including multiple metal semiconductor alloy region and a gate structure covered by a continuous encapsulating layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/025,470 US20120205727A1 (en) | 2011-02-11 | 2011-02-11 | Semiconductor device including multiple metal semiconductor alloy region and a gate structure covered by a continuous encapsulating layer |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/604,143 Continuation US8901670B2 (en) | 2011-02-11 | 2012-09-05 | Semiconductor device including multiple metal semiconductor alloy region and a gate structure covered by a continuous encapsulating layer |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120205727A1 true US20120205727A1 (en) | 2012-08-16 |
Family
ID=46636237
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/025,470 Abandoned US20120205727A1 (en) | 2011-02-11 | 2011-02-11 | Semiconductor device including multiple metal semiconductor alloy region and a gate structure covered by a continuous encapsulating layer |
US13/604,143 Active US8901670B2 (en) | 2011-02-11 | 2012-09-05 | Semiconductor device including multiple metal semiconductor alloy region and a gate structure covered by a continuous encapsulating layer |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/604,143 Active US8901670B2 (en) | 2011-02-11 | 2012-09-05 | Semiconductor device including multiple metal semiconductor alloy region and a gate structure covered by a continuous encapsulating layer |
Country Status (1)
Country | Link |
---|---|
US (2) | US20120205727A1 (en) |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130020622A1 (en) * | 2011-07-22 | 2013-01-24 | Elpida Memory, Inc. | Semiconductor device and method for manufacturing the same |
US20130320543A1 (en) * | 2012-05-31 | 2013-12-05 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method and semiconductor device |
US20140239396A1 (en) * | 2013-02-27 | 2014-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal Gate and Gate Contact Structure for FinFET |
US8946036B2 (en) * | 2012-12-07 | 2015-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming dielectric films using a plurality of oxidation gases |
CN104347374A (en) * | 2013-07-30 | 2015-02-11 | 北大方正集团有限公司 | Manufacturing method of semiconductor device |
CN104347373A (en) * | 2013-07-30 | 2015-02-11 | 北大方正集团有限公司 | Method for manufacturing lateral double-diffused metal oxide semiconductor transistor |
US20150041869A1 (en) * | 2013-03-15 | 2015-02-12 | Globalfoundries Inc. | Methods of forming a semiconductor device with a protected gate cap layer and the resulting device |
US9343312B2 (en) * | 2014-07-25 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | High temperature intermittent ion implantation |
WO2016168090A1 (en) * | 2015-04-14 | 2016-10-20 | Nueon, Inc. | Method and apparatus for determining markers of health by analysis of blood |
US9905463B2 (en) * | 2015-12-15 | 2018-02-27 | International Business Machines Corporation | Self-aligned low dielectric constant gate cap and a method of forming the same |
US20180090588A1 (en) * | 2016-09-29 | 2018-03-29 | International Business Machines Corporation | Air gap and air spacer pinch off |
US10297603B2 (en) | 2016-02-04 | 2019-05-21 | Semiconductor Manufacturing International (Shanghai) Corporation | Static random access memory and fabrication method thereof |
US10760965B2 (en) | 2016-03-21 | 2020-09-01 | Nueon Inc. | Porous mesh spectrometry methods and apparatus |
US11060967B2 (en) | 2014-02-28 | 2021-07-13 | Nueon Inc. | Method and apparatus for determining markers of health by analysis of blood |
US11079315B2 (en) | 2013-07-18 | 2021-08-03 | Nueon Inc. | Spectroscopic measurements with parallel array detector |
US11445953B2 (en) | 2016-11-04 | 2022-09-20 | Nueon Inc. | Combination blood lancet and analyzer |
US11869890B2 (en) * | 2017-12-26 | 2024-01-09 | Intel Corporation | Stacked transistors with contact last |
US11869894B2 (en) | 2018-03-05 | 2024-01-09 | Intel Corporation | Metallization structures for stacked device connectivity and their methods of fabrication |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8304319B2 (en) * | 2010-07-14 | 2012-11-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for making a disilicide |
US9324710B2 (en) * | 2014-02-24 | 2016-04-26 | International Business Machines Corporation | Very planar gate cut post replacement gate process |
US10529761B2 (en) | 2017-08-28 | 2020-01-07 | Taiwan Semiconductor Manufacturing Company Ltd. | Image sensor device and manufacturing method for improving shutter efficiency |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6080648A (en) * | 1997-06-26 | 2000-06-27 | Sony Corporation | Method of fabricating semiconductor device |
US6235627B1 (en) * | 1997-06-30 | 2001-05-22 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US20050191833A1 (en) * | 2004-02-27 | 2005-09-01 | Samsung Electronics Co., Ltd. | Method of fabricating MOS transistor having fully silicided gate |
US20070278593A1 (en) * | 2006-05-30 | 2007-12-06 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
US20080079087A1 (en) * | 2006-09-28 | 2008-04-03 | Samsung Electronics Co., Ltd. | Semiconductor devices including multiple stress films in interface area and methods of producing the same |
US20080085590A1 (en) * | 2006-10-05 | 2008-04-10 | Liang-Gi Yao | Method of making FUSI gate and resulting structure |
US20080093675A1 (en) * | 2006-10-18 | 2008-04-24 | Liang-Gi Yao | MOS devices with continuous contact etch stop layer |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4974056A (en) | 1987-05-22 | 1990-11-27 | International Business Machines Corporation | Stacked metal silicide gate structure with barrier |
US5840624A (en) | 1996-03-15 | 1998-11-24 | Taiwan Semiconductor Manufacturing Company, Ltd | Reduction of via over etching for borderless contacts |
US6130145A (en) | 1998-01-21 | 2000-10-10 | Siemens Aktiengesellschaft | Insitu doped metal policide |
TW372349B (en) | 1998-06-08 | 1999-10-21 | United Microelectronics Corp | Bridge prevention method for self-aligned metal silicide |
US6448140B1 (en) | 1999-02-08 | 2002-09-10 | Taiwan Semiconductor Manufacturing Company | Laterally recessed tungsten silicide gate structure used with a self-aligned contact structure including a straight walled sidewall spacer while filling recess |
US6117723A (en) | 1999-06-10 | 2000-09-12 | Taiwan Semiconductor Manufacturing Company | Salicide integration process for embedded DRAM devices |
US6046103A (en) | 1999-08-02 | 2000-04-04 | Taiwan Semiconductor Manufacturing Company | Borderless contact process for a salicide devices |
JP2007335834A (en) * | 2006-05-15 | 2007-12-27 | Toshiba Corp | Semiconductor device and manufacturing method thereof |
JP4309911B2 (en) * | 2006-06-08 | 2009-08-05 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US20070296052A1 (en) * | 2006-06-26 | 2007-12-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming silicide regions and resulting MOS devices |
JP2008091536A (en) * | 2006-09-29 | 2008-04-17 | Toshiba Corp | Semiconductor apparatus, and manufacturing method thereof |
US20080277726A1 (en) * | 2007-05-08 | 2008-11-13 | Doris Bruce B | Devices with Metal Gate, High-k Dielectric, and Butted Electrodes |
US7709903B2 (en) * | 2007-05-25 | 2010-05-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact barrier structure and manufacturing methods |
US7659171B2 (en) | 2007-09-05 | 2010-02-09 | International Business Machines Corporation | Methods and structure for forming self-aligned borderless contacts for strain engineered logic devices |
US7615831B2 (en) | 2007-10-26 | 2009-11-10 | International Business Machines Corporation | Structure and method for fabricating self-aligned metal contacts |
WO2009133509A1 (en) * | 2008-04-29 | 2009-11-05 | Nxp B.V. | Integrated circuit manufacturing method and integrated circuit |
US8361879B2 (en) * | 2008-05-19 | 2013-01-29 | Infineon Technologies Ag | Stress-inducing structures, methods, and materials |
US20100090321A1 (en) * | 2008-10-10 | 2010-04-15 | Robert Mulfinger | High-k etch stop layer of reduced thickness for patterning a dielectric material during fabrication of transistors |
JP5372617B2 (en) * | 2009-06-24 | 2013-12-18 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US8530971B2 (en) * | 2009-11-12 | 2013-09-10 | International Business Machines Corporation | Borderless contacts for semiconductor devices |
US20110248343A1 (en) * | 2010-04-07 | 2011-10-13 | International Business Machines Corporation | Schottky FET With All Metal Gate |
US8592308B2 (en) * | 2011-07-20 | 2013-11-26 | International Business Machines Corporation | Silicided device with shallow impurity regions at interface between silicide and stressed liner |
-
2011
- 2011-02-11 US US13/025,470 patent/US20120205727A1/en not_active Abandoned
-
2012
- 2012-09-05 US US13/604,143 patent/US8901670B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6080648A (en) * | 1997-06-26 | 2000-06-27 | Sony Corporation | Method of fabricating semiconductor device |
US6235627B1 (en) * | 1997-06-30 | 2001-05-22 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US20050191833A1 (en) * | 2004-02-27 | 2005-09-01 | Samsung Electronics Co., Ltd. | Method of fabricating MOS transistor having fully silicided gate |
US20070278593A1 (en) * | 2006-05-30 | 2007-12-06 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
US20080079087A1 (en) * | 2006-09-28 | 2008-04-03 | Samsung Electronics Co., Ltd. | Semiconductor devices including multiple stress films in interface area and methods of producing the same |
US20080085590A1 (en) * | 2006-10-05 | 2008-04-10 | Liang-Gi Yao | Method of making FUSI gate and resulting structure |
US20080093675A1 (en) * | 2006-10-18 | 2008-04-24 | Liang-Gi Yao | MOS devices with continuous contact etch stop layer |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130020622A1 (en) * | 2011-07-22 | 2013-01-24 | Elpida Memory, Inc. | Semiconductor device and method for manufacturing the same |
US9263456B2 (en) * | 2011-07-22 | 2016-02-16 | Ps4 Luxco S.A.R.L. | Semiconductor device and method for manufacturing the same |
US9093504B2 (en) * | 2012-05-31 | 2015-07-28 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method and semiconductor device |
US20130320543A1 (en) * | 2012-05-31 | 2013-12-05 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method and semiconductor device |
US8946036B2 (en) * | 2012-12-07 | 2015-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming dielectric films using a plurality of oxidation gases |
US9331179B2 (en) * | 2013-02-27 | 2016-05-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate and gate contact structure for FinFET |
US8981496B2 (en) * | 2013-02-27 | 2015-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate and gate contact structure for FinFET |
US20140239396A1 (en) * | 2013-02-27 | 2014-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal Gate and Gate Contact Structure for FinFET |
US20150041869A1 (en) * | 2013-03-15 | 2015-02-12 | Globalfoundries Inc. | Methods of forming a semiconductor device with a protected gate cap layer and the resulting device |
US9263537B2 (en) * | 2013-03-15 | 2016-02-16 | Globalfoundries Inc. | Methods of forming a semiconductor device with a protected gate cap layer and the resulting device |
US11709129B2 (en) | 2013-07-18 | 2023-07-25 | Cor Health, Inc. | Spectroscopic measurements with parallel array detector |
US11079315B2 (en) | 2013-07-18 | 2021-08-03 | Nueon Inc. | Spectroscopic measurements with parallel array detector |
CN104347373A (en) * | 2013-07-30 | 2015-02-11 | 北大方正集团有限公司 | Method for manufacturing lateral double-diffused metal oxide semiconductor transistor |
US9190280B2 (en) * | 2013-07-30 | 2015-11-17 | Peking University Founder Group Co., Ltd. | Method for manufacturing laterally diffused metal oxide semiconductor device |
CN104347374A (en) * | 2013-07-30 | 2015-02-11 | 北大方正集团有限公司 | Manufacturing method of semiconductor device |
US11060967B2 (en) | 2014-02-28 | 2021-07-13 | Nueon Inc. | Method and apparatus for determining markers of health by analysis of blood |
US9343312B2 (en) * | 2014-07-25 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | High temperature intermittent ion implantation |
WO2016168090A1 (en) * | 2015-04-14 | 2016-10-20 | Nueon, Inc. | Method and apparatus for determining markers of health by analysis of blood |
US11428574B2 (en) | 2015-04-14 | 2022-08-30 | Nueon Inc. | Method and apparatus for determining markers of health by analysis of blood |
US10699951B2 (en) | 2015-12-15 | 2020-06-30 | Elpis Technologies Inc. | Self-aligned low dielectric constant gate cap and a method of forming the same |
US9905463B2 (en) * | 2015-12-15 | 2018-02-27 | International Business Machines Corporation | Self-aligned low dielectric constant gate cap and a method of forming the same |
US10297603B2 (en) | 2016-02-04 | 2019-05-21 | Semiconductor Manufacturing International (Shanghai) Corporation | Static random access memory and fabrication method thereof |
US10332892B2 (en) * | 2016-02-04 | 2019-06-25 | Semiconductor Manufacturing International (Shanghai) Corporation | Static random access memory and fabrication method thereof |
US10760965B2 (en) | 2016-03-21 | 2020-09-01 | Nueon Inc. | Porous mesh spectrometry methods and apparatus |
US11371882B2 (en) | 2016-03-21 | 2022-06-28 | Nueon Inc. | Porous mesh spectrometry methods and apparatus |
US10177076B2 (en) * | 2016-09-29 | 2019-01-08 | International Business Machines Corporation | Air gap and air spacer pinch off |
US20180090588A1 (en) * | 2016-09-29 | 2018-03-29 | International Business Machines Corporation | Air gap and air spacer pinch off |
US11445953B2 (en) | 2016-11-04 | 2022-09-20 | Nueon Inc. | Combination blood lancet and analyzer |
US11869890B2 (en) * | 2017-12-26 | 2024-01-09 | Intel Corporation | Stacked transistors with contact last |
US11869894B2 (en) | 2018-03-05 | 2024-01-09 | Intel Corporation | Metallization structures for stacked device connectivity and their methods of fabrication |
Also Published As
Publication number | Publication date |
---|---|
US20120326217A1 (en) | 2012-12-27 |
US8901670B2 (en) | 2014-12-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8901670B2 (en) | Semiconductor device including multiple metal semiconductor alloy region and a gate structure covered by a continuous encapsulating layer | |
US8987078B2 (en) | Metal semiconductor alloy contact with low resistance | |
US8927378B2 (en) | Trench silicide contact with low interface resistance | |
US9105606B2 (en) | Self aligned contact with improved robustness | |
US9735268B2 (en) | Method for forming metal semiconductor alloys in contact holes and trenches | |
US8481415B2 (en) | Self-aligned contact combined with a replacement metal gate/high-K gate dielectric | |
US9041009B2 (en) | Method and structure for forming high-K/metal gate extremely thin semiconductor on insulator device | |
US9240497B2 (en) | Junction field effect transistor with an epitaxially grown gate structure | |
US9040369B2 (en) | Structure and method for replacement gate MOSFET with self-aligned contact using sacrificial mandrel dielectric | |
US8354313B2 (en) | Method to optimize work function in complementary metal oxide semiconductor (CMOS) structures | |
US8481389B2 (en) | Method of removing high-K dielectric layer on sidewalls of gate structure | |
US8836048B2 (en) | Field effect transistor device having a hybrid metal gate stack | |
US9082877B2 (en) | Complementary metal oxide semiconductor (CMOS) device having gate structures connected by a metal gate conductor | |
US8614133B2 (en) | Structure and method to enabling a borderless contact to source regions and drain regions of a complementary metal oxide semiconductor (CMOS) transistor | |
US8987135B2 (en) | Method to control metal semiconductor micro-structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KANAKASABAPATHY, SIVANANDA K.;JAGANNATHAN, HEMANTH;SEO, SOON-CHEON;REEL/FRAME:025794/0924 Effective date: 20110209 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |