US20120119180A1 - Non-volatile memory device and method of fabricating the same - Google Patents
Non-volatile memory device and method of fabricating the same Download PDFInfo
- Publication number
- US20120119180A1 US20120119180A1 US13/355,878 US201213355878A US2012119180A1 US 20120119180 A1 US20120119180 A1 US 20120119180A1 US 201213355878 A US201213355878 A US 201213355878A US 2012119180 A1 US2012119180 A1 US 2012119180A1
- Authority
- US
- United States
- Prior art keywords
- electrodes
- electrode
- volatile memory
- memory device
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/102—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including bipolar components
- H01L27/1021—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including bipolar components including diodes only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/101—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including resistors or capacitors only
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
- H10B63/845—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays the switching components being connected to a common vertical conductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/231—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/823—Device geometry adapted for essentially horizontal current flow, e.g. bridge type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8828—Tellurides, e.g. GeSbTe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
Definitions
- the present invention relates to a semiconductor device, and more particularly, to a non-volatile memory device which can be extended in a multi-layer structure, and to a method of manufacturing the non-volatile memory device.
- Non-volatile memory devices may be required to be small in size and also to process large amounts of data. Thus, as a result, the operational speed and integration degree of non-volatile memory devices may need to be increased. In this respect, a multi-layered non-volatile memory device may be more beneficial for high integration than a conventional single-layered non-volatile memory device.
- memory cells can be stacked vertically on the same footprint as that of a single-layered non-volatile memory device.
- a multi-layered non-volatile memory device may require more manufacturing processes as the stacking number of the layers is increased, thereby possibly also increasing the manufacturing costs associated therewith.
- a non-volatile memory device includes at least one first electrode, at least one second electrode crossing the at least one first electrode, at least one data storing layer interposed between the at least one first electrode and the at least one second electrode, at a region in which the at least one first electrode crosses the at least one second electrode and at least one metal silicide layer interposed between the at least one first electrode and the at least one second electrode, at a region in which the at least one first electrode crosses the at least one second electrode.
- the at least one metal silicide layer may be interposed between the at least one first electrode and the at least one data storing layer, and the at least one first electrode may comprise a first semiconductor, and the first semiconductor may contact the at least one metal silicide layer so as to form a schottky diode.
- the non-volatile memory device may further comprise at least one junction layer interposed between the at least one first electrode and the at least one metal silicide layer, and the at least one first electrode may comprise a first semiconductor having a first conductivity, and the at least one junction layer may comprise a second semiconductor having a second conductivity which is opposite to the first conductivity.
- the at least one junction layer may be recessed in a sidewall of the at least one first electrode.
- the at least one metal silicide layer may be interposed between the at least one junction layer and the at least one second electrode.
- the at least one data storing layer may be interposed between the at least one junction layer and the at least one metal silicide layer.
- the at least one data storing layer may be interposed between the at least one first electrode and the at least one junction layer.
- the at least one first electrode may comprise a plurality of first electrodes
- the at least one second electrode may comprise a plurality of second electrodes arranged between the plurality of the first electrodes.
- the plurality of the first electrodes may be stacked as a plurality of stacked layers
- the at least one metal silicide layer may comprise a plurality of metal silicide layers interposed between the plurality of the first electrodes and the plurality of the second electrodes.
- a non-volatile memory includes at least one first electrode, at least one second electrode crossing the at least one first electrode and at least one data storing layer disposed at a cross point of the at least one first electrode and the at least one second electrode.
- the at least one first electrode comprises a first semiconductor having a first conductivity
- the at least one second electrode comprises a third semiconductor having a second conductivity, which is opposite to the first conductivity, and a buried layer buried in the third semiconductor, wherein the buried layer comprises a metal or metal silicide.
- a method of manufacturing a non-volatile memory device includes forming at least one first electrode, forming at least one metal silicide layer on a sidewall of the at least one first electrode, forming at least one data storing layer on a sidewall of the at least one first electrode and forming at least one second electrode crossing the at least one first electrode, by interposing the at least one metal silicide layer and the at least one data storing layer between the at least one first electrode and the second electrode, at a region in which the at least one first electrode crosses the at least one second electrode.
- FIG. 1 is a perspective view illustrating a non-volatile memory device according to an example embodiment
- FIG. 2 is a perspective view illustrating a non-volatile memory device according to an example embodiment
- FIG. 3 is a perspective view illustrating a non-volatile memory device according to an example embodiment
- FIG. 4 is a perspective view illustrating a non-volatile memory device according to an example embodiment
- FIG. 5 is a perspective view illustrating a non-volatile memory device according to an example embodiment
- FIG. 6 is a cross-sectional view of the non-volatile memory device of FIG. 5 cut along a line VI-VP, according to an example embodiment
- FIG. 7 is a perspective view illustrating a non-volatile memory device according to an example embodiment
- FIG. 8 is a cross-sectional view of the non-volatile memory device of FIG. 7 cut along a line VII-VIP, according to an example embodiment
- FIG. 9 is a perspective view illustrating a non-volatile memory device according to an example embodiment
- FIG. 10 is a cross-sectional view of the non-volatile memory device of FIG. 9 cut along a line X-X′, according to an example embodiment
- FIG. 11 is a perspective view illustrating a non-volatile memory device according to an example embodiment
- FIG. 12 is a cross-sectional view of the non-volatile memory device of FIG. 11 cut along a line XII-XII′according to an example embodiment
- FIGS. 13 through 18 are cross-sectional views illustrating a method of manufacturing a non-volatile memory device, according to an example embodiment
- FIGS. 19 through 21 are cross-sectional views illustrating a method of manufacturing a non-volatile memory device, according to an example embodiment
- FIG. 22 is a cross-sectional view for explaining a method of manufacturing a non-volatile memory device, according to an example embodiment.
- FIGS. 23 and 24 are cross-sectional views illustrating a method of manufacturing a non-volatile memory device, according to an example embodiment.
- FIG. 1 is a perspective view illustrating a non-volatile memory device according to an example embodiment.
- At least one first electrode 110 and at least one second electrode 160 may be arranged to cross each other.
- one second electrode 160 may be arranged to cross between a pair of first electrodes 110 at right angles.
- this embodiment is not limited thereto, and for example, the first electrodes 110 and the second electrode 160 may be arranged to cross one another at a predetermined angle.
- At least one data storing layer 150 may be interposed between the first electrodes 110 and the second electrode 160 .
- data storing layers 150 may be interposed at cross points of the first electrodes 110 and the second electrode 160 .
- this embodiment is not limited thereto.
- the data storing layers 150 may be connected to each other to form a broad layer between the first electrodes 110 and the second electrodes 160 .
- the data storing layers 150 may locally store resistance variation, and control the flow of current between the first electrodes 110 and the second electrode 160 .
- the data storing layers 150 may have high resistance, low resistance, or insulating properties, according to an applied voltage.
- the variable resistance characteristics of the data storing layers 150 may be used in data storage of the non-volatile memory device.
- the data storing layers 150 may function as a phase change resistor, and in this case, the non-volatile memory device may operate as a phase-change random access memory (PRAM).
- a phase change resistor may include a calcogenide compound such as GST (GeSbxTey). The phase change resistor may be in a high resistance state or a low resistance state according to the crystallization states thereof.
- the data storing layers 150 may function as, for example, a variable resistor, and in this case, the non-volatile memory device may operate as a resistance random access memory (RRAM).
- RRAM resistance random access memory
- a variable resistor is different from a phase change resistor in that resistance can be varied without a change of the crystalline state of the variable resistor.
- variable resistors may be understood in the context of a broad concept including phase change resistors. Examples of materials functioning as a variable resistor may include but are not limited to nickel oxide (NiO), niobium pentoxide (Nb 2 O 5 ), and zinc oxide (ZnO).
- the data storing layers 150 may function, for example, as an insulation destroying material.
- the data storing layers 150 may include an insulating material such as an oxide whose insulation can be destroyed according to an applied voltage.
- the non-volatile memory device as described above may be used as a one-time program (OTP) memory.
- OTP one-time program
- An OTP memory may be used in products requiring very large memory capacity despite only being programmed once.
- the insulation destroying material may not recover its insulation characteristics, it may be referred to as a fuse.
- the above-described phase change resistor and/or variable resistor may be referred to as anti-fuses because of the change of their conductivity.
- At least one junction layer 140 and at least one metal silicide layer 145 may be further interposed between the first electrodes 110 and the second electrode 160 at a region in which the first electrodes 110 cross the second electrode 160 .
- junction layers 140 may be arranged to contact the first electrodes 110 and the data storing layers 150 may be arranged to contact sidewalls of the second electrode 160
- the metal silicide layers 145 may be interposed between the data storing layers 150 and the junction layers 140 .
- the first electrodes 110 may include a first semiconductor having a first conductivity
- the junction layers 140 may include a second semiconductor having a second conductivity, which is opposite to the first conductivity.
- the first semiconductor may be doped with first conductive impurities
- the second semiconductor may be doped with second conductive impurities.
- the first conductivity may be N type
- the second conductivity may be P type
- the first conductivity may be P type
- the second conductivity may be N type.
- first electrodes 110 and the junction layers 140 may form a diode junction or a PN junction.
- diode junction may rectify current flow between the first electrodes 110 and the second electrode 160 . That is, the current flow between the first electrodes 110 and the second electrode 160 may have directivity according to the polarity of the diode junction or PN junction.
- the junction layers 140 may be locally provided to be recessed from sidewalls of the first electrodes 110 . Accordingly, there may be no need to allocate space for forming the junction layers 140 , and thus the non-volatile memory device can be readily highly integrated. In addition, by recessing the junction layers 140 in local portions of the first electrodes 110 , the diode junction or PN junction can be reduced, thereby reducing line resistance of the first electrodes 110 .
- the metal silicide layers 145 may function as, for example, diffusion barriers. Accordingly, diffusion of impurities in the junction layers 140 may be blocked by the metal silicide layers 145 . Also, the metal silicide layers 145 may help reduce contact resistance between the metal silicide layers 145 and the junction layers 140 .
- the metal silicide layers 145 may include one of titanium silicide, cobalt silicide, nickel silicide, tungsten silicide, zirconium silicide, molybdenum silicide, halfnium silicide, and platinum silicide, or a stacking structure formed of at least two of these.
- the second electrode 160 may include a conductor and/or semiconductor.
- the second electrode 160 may include one of polysilicon, metal, and metal silicide, or a stacking structure formed of at least two of these.
- the non-volatile memory device may constitute memory cells.
- each of the first electrodes 110 may be a bit line
- the second electrode 160 may be a word line, or vice versa.
- FIG. 2 is a perspective view illustrating a non-volatile memory device according to another example embodiment.
- the non-volatile memory device of FIG. 2 may correspond to that of FIG. 1 with some modified or omitted components. Accordingly, common description in these two embodiments will not be repeated.
- the junction layers 140 of FIG. 1 are omitted, and the metal silicide layers 145 a may be interposed between the data storing layers 150 and the first electrodes 110 .
- the first electrodes 110 may be semiconductors.
- the metal silicide layers 145 a contact the first electrodes 110 to form a schottky diode or a schottky barrier. Accordingly, in the current example embodiment, a schottky diode may rectify electric current instead of the PN junction diode of FIG. 1 .
- a schottky diode may refer to a junction barrier between metal and a semiconductor.
- a metal silicide-semiconductor junction is also known to form a schottky diode, while forming a stable interface compared to a metal-semiconductor junction.
- the non-volatile memory device according to the current embodiment can be simplified by using a schottky diode instead of a PN junction diode.
- the non-volatile memory device can be readily highly integrated.
- FIG. 3 is a perspective view illustrating a non-volatile memory device according to another example embodiment.
- the non-volatile memory device of FIG. 3 may correspond to that of FIG. 1 with some modified or omitted components. Accordingly, common description in these two embodiments will not be repeated.
- the data storing layers 150 may be interposed between the junction layers 140 and the first electrodes 110 .
- the metal silicide layers 145 may be interposed between the junction layers 140 and the second electrode 160 .
- the first electrodes 110 and the junction layers 140 do not directly form a PN junction. However, as the data storing layers 150 are changed into a low resistance state during the operation of the non-volatile memory device, the first electrodes 110 and the junction layers 140 may faun a PN junction. Accordingly, the non-volatile memory device according to the current example embodiment may operate in the same manner as the non-volatile memory device of FIG. 1 .
- FIG. 4 is a perspective view illustrating a non-volatile memory device according to another example embodiment.
- the non-volatile memory device of FIG. 4 may correspond to that of FIG. 1 with some modified or omitted components. Accordingly, common description in these two embodiments will not be repeated.
- the data storing layers 150 may be directly interposed at cross points of the first electrodes 110 and the second electrodes 160 a without interposing the junction layers 140 and the metal silicide layers 145 illustrated FIG. 1 .
- the first electrodes 110 may include a first semiconductor having a first conductivity
- a second electrode 160 a may include a third semiconductor 162 having a second conductivity and a buried layer 165 .
- the buried layer 165 may be buried inside the third semiconductor 162 .
- the buried layer 165 may be formed of a conductor having a lower resistance than the third semiconductor 162 , such as, for example, metal or metal silicide, to reduce resistance of the second electrode 160 a.
- FIG. 5 is a perspective view illustrating a non-volatile memory device according to another example embodiment
- FIG. 6 is a cross-sectional view of the non-volatile memory device of FIG. 5 cut along a line VI-VI′.
- the non-volatile memory device of FIG. 5 is based on that of FIG. 1 , and thus common description of the two example embodiments may not be repeated.
- a plurality of first electrodes 110 may be arranged two-dimensionally and stacked three-dimensionally.
- a plurality of second electrodes 160 may extend across the stacked first electrodes 110 .
- the second electrodes 160 may be arranged between the first electrodes 110 , and spaced apart from each other in the extension direction of the first electrodes 110 .
- the first electrodes 110 and the second electrodes 160 may be arranged to cross each other at right angles.
- the junction layers 140 and the metal silicide layers 145 may be disposed at cross points of the first electrodes 110 and the second electrodes 160 , and interposed between the first electrodes 110 and the data storing layers 150 .
- the data storing layers 150 may be interposed between the first electrodes 110 and the second electrodes 160 .
- the data storing layers 150 may be cylindrically-shaped and surrounding a group of second electrodes 160 interposed between one pair of the first electrodes 110 .
- the form of the data storing layers 150 is not limited thereto.
- the data storing layers 150 may be limited to regions in which the first electrodes 110 cross the second electrodes 160 .
- the second electrodes 160 between the first electrodes 110 may be shared by memory cells on both sides of the second electrodes 160 .
- the first electrodes 110 in each layer may be accessed for operation by being divided into two groups, odd-numbered and even-numbered groups. That is, the first electrodes 110 in each layer may be accessed for operation by one pair of bit lines.
- the plurality of memory cells may be arranged three-dimensionally.
- the number of the memory cells may be readily adjusted by, for example, adjusting the number and length of the first electrodes 110 and the second electrodes 160 .
- the non-volatile memory device can be readily highly integrated, and thus may be used in high capacity products.
- FIG. 7 is a perspective view illustrating a non-volatile memory device according to another example embodiment
- FIG. 8 is a cross-sectional view of the non-volatile memory device of FIG. 7 cut along a line VII-VII′.
- the non-volatile memory device of FIG. 7 is based on that of FIG. 2 , and thus common description in the two example embodiments may not be repeated.
- a plurality of the first electrodes 110 may be arranged two-dimensionally and stacked three-dimensionally.
- a plurality of second electrodes 160 may extend across the stacked first electrodes 110 .
- the second electrodes 160 may be arranged between the first electrodes 110 , and spacer apart from each other in the extension direction of the first electrodes 110 .
- the first electrodes 110 and the second electrodes 160 may be arranged to cross each other at right angles.
- the metal silicide layers 145 a may be interposed between the first electrodes 110 and the second electrodes 160 , in a region in which the first electrodes 110 cross the second electrode 160 , and interposed between the data storing layers 150 and the first electrodes 110 .
- the data storing layers 150 may be cylindrically-shaped as described with reference to FIGS. 5 and 6 , but the form of the data storing layers 150 is not limited thereto.
- the second electrodes 160 between the first electrodes 110 may be shared by memory cells on both sides of the second electrodes 160 .
- the first electrodes 110 in each layer may be accessed for operation in two, odd-numbered and even-numbered groups.
- the first electrodes 110 in each layer may be accessed for operation by one pair of bit lines.
- FIG. 9 is a perspective view illustrating a non-volatile memory device according to another example embodiment
- FIG. 10 is a cross-sectional view of the non-volatile memory device of FIG. 9 cut along a line X-X′.
- the non-volatile memory device of FIG. 9 is based on that of FIG. 3 , and thus common description in the two example embodiments may not be repeated.
- a plurality of first electrodes 110 may be arranged two-dimensionally and stacked three-dimensionally.
- a plurality of second electrodes 160 may extend across the stacked first electrodes 110 .
- the second electrodes 160 may be arranged between the first electrodes 110 , and spaced apart from each other in the extension direction of the first electrodes 110 .
- the first electrodes 110 and the second electrodes 160 may be arranged to cross each other at right angles.
- junction layers 140 and the metal silicide layers 145 may be interposed between the first electrodes 110 and the second electrodes 160 , at a region in which the first electrodes 110 cross the second electrodes 160 .
- the data storing layers 150 may be interposed between the first electrodes 110 and the junction layers 140 .
- the second electrodes 160 between the first electrodes 110 may be shared by memory cells on both sides of the second electrodes 160 .
- the first electrodes 110 in each layer may be accessed for operation in two, odd-numbered and even-numbered groups.
- the first electrodes 110 in each layer may be accessed for operation by one pair of bit lines.
- FIG. 11 is a perspective view illustrating a non-volatile memory device according to another example embodiment
- FIG. 12 is a cross-sectional view of the non-volatile memory device of FIG. 11 cut along a line XII-XII′.
- the non-volatile memory device of FIG. 11 is based on that of FIG. 4 , and thus common description in the two example embodiments may not be repeated.
- a plurality of first electrodes 110 may be arranged two-dimensionally and stacked three-dimensionally.
- a plurality of second electrodes 160 a may extend across the stacked first electrodes 110 .
- the second electrodes 160 a may be arranged between the first electrodes 110 , and spaced apart from each other in the extension direction of the first electrodes 110 .
- the first electrodes 110 and the second electrodes 160 a may be arranged to cross each other at right angles.
- the data storing layers 150 may be cylindrically-shaped between the first electrodes 110 and the second electrodes 160 a, as described with reference to FIGS. 5 and 6 .
- the second electrodes 160 a between the first electrodes 110 may be shared by memory cells on both sides of the second electrodes 160 a. Meanwhile, the first electrodes 110 in each layer may be accessed for operation in two, odd-numbered and even-numbered groups. For example, the first electrodes 110 in each layer may be accessed for operation by one pair of bit lines.
- FIGS. 13 through 18 are cross-sectional views illustrating a method of manufacturing a non-volatile memory device, according to an example embodiment.
- a stack structure of first electrodes 110 may be formed.
- the first electrodes 110 may be arranged to be separated from one another by insulating layers 120 .
- Each insulating layers 120 may include a complex layer formed of one material or various insulating materials.
- the insulating layers 120 and the first electrodes 110 may be stacked alternately, and trenches 125 may be formed between the stack structures of the first electrodes 110 .
- the first electrodes 110 may be doped with first conductive impurities using an in-situ doping method while being formed or using an ion implantation method after the trenches 125 are formed.
- the trenches 125 may be formed by, for example, photolithography and etching.
- the number of the first electrodes 110 and the trenches 125 may be selected according to the capacity of the non-volatile memory device, and does not limit the scope of the present example embodiment.
- the sidewalls of the first electrodes 110 are recessed to form grooves 130 .
- the grooves 130 may extend the portion of the trenches 125 between the first electrodes 110 .
- the grooves 130 may be formed by etching the first electrodes 110 to a predetermined depth using an isotropic etching method such as a wet etching method or a chemical dry etching method. An etching chemical may enter sidewalls of the first electrodes 110 through the trenches 125 .
- junction layers 140 may be formed on the sidewalls of the first electrodes 110 .
- the junction layers 140 may be doped with second conductive impurities using an in-situ doping method while the junction layers 140 are formed, or using an ion implantation method after the junction layers 140 are formed.
- An example of the ion implantation method includes but is not limited to a high angle ion implantation method.
- the junction layers 140 may be formed by depositing a semiconductor material in the trenches 125 to fill the grooves 130 using a chemical vapor deposition (CVD) method, and then anisotropically etching the semiconductor material to remain in the grooves 130 .
- the anisotropic etching may be, for example, plasma dry etching.
- the junction layers 140 may be formed using, for example, a selective epitaxial growth method. According to the selective epitaxial growth method, the junction layers 140 may not be grown on the insulating layers 120 but only on the sidewalls of the first electrodes 140 , selectively.
- metal silicide layers 145 may be formed on the junction layers 140 in the trenches 125 .
- the metal silicide layers 145 may be formed not on the insulating layers 120 but selectively only on the junction layers 140 .
- the metal silicide layers 145 may be selectively formed only on the junction layers 140 .
- a metal layer may be formed on an inner surface of the trenches 125 and a first heat treatment process may be performed. Accordingly, as the metal layer and the junction layers 140 react with each other, a first metal silicide may be formed. In this case, as the insulating layers 120 and the metal layer do not react with each other, a first metal silicide is not formed on the insulating layers 120 . Next, the remaining metal layer may be selectively removed using, for example, a wet etching method while leaving the first metal silicide. Next, selectively, the first metal silicide may be converted into a second metal silicide using, for example, a second heat treatment process. Accordingly, the metal silicide layers 145 may be formed of the first metal silicide and/or the second metal silicide.
- data storing layers 150 may be formed on the metal silicide layers 145 and the insulating layers 120 in the trenches 125 .
- the data storing layers 150 may be formed using a chemical vapor deposition (CVD) method, by which the sidewalls of the trenches 125 can be sufficiently coated.
- CVD chemical vapor deposition
- second electrodes 160 may be formed on the data storing layers 150 inside the trenches 125 .
- the second electrodes 160 may be formed by forming conductive layers to fill the trenches 125 and then planarizing the conductive layers.
- memory cells having a stack structure can be formed economically in a single process.
- FIGS. 19 through 21 are cross-sectional views illustrating a method of manufacturing a non-volatile memory device, according to another example embodiment.
- the method illustrated in FIGS. 19 through 21 is a modified version of the method illustrated in FIGS. 13 through 18 and described above, and thus common description of the two example embodiments will not be repeated.
- the operation illustrated in FIG. 19 may be performed after the operation illustrated in FIG. 14 .
- data storing layers 150 may be formed on sidewalls of the first electrodes 110 in the grooves 130 .
- the data storing layers 150 may be formed by forming material layers and then anisotropically etching the material layers in the form of spacers.
- the data storing layers 150 may be extended along the surfaces of the first electrodes 110 and the insulating layers 120 inside the trenches 125 and the grooves 130 , unlike FIG. 19 .
- junction layers 140 may be formed on the data storing layers 150 inside the grooves 130 .
- the metal silicide layers 145 may be formed on the junction layers 140 , and the second electrodes 160 may be formed inside the trenches 125 .
- FIG. 22 is a cross-sectional view for explaining a method of manufacturing a non-volatile memory device, according to another example embodiment.
- the method explained with reference to FIG. 22 is a modified version of the method illustrated in FIGS. 13 through 18 and described above, and thus common description of the two example embodiments will not be repeated.
- the operation illustrated in FIG. 22 may be performed after the operation illustrated in FIG. 13 .
- metal silicide layers 145 a may be formed on sidewalls of the first electrodes 110 exposed by the trenches 125 .
- the metal silicide layers 145 a may be formed using a method similar to the method of forming the metal silicide layers 145 described with reference to FIG. 16 .
- the metal silicide layers 145 a are different from the metal silicide layers 145 of FIG. 16 in that they are formed by reaction of the semiconductor material of the first electrodes 110 with a metal.
- the data storing layers 150 may be formed on the metal silicide layers 145 a inside the trenches 125 .
- second electrodes 160 may be formed on the data storing layers 150 so as to fill the trenches 125 as illustrated in FIG. 8 .
- FIGS. 23 and 24 are cross-sectional views illustrating a method of manufacturing a non-volatile memory device, according to another example embodiment.
- the method illustrated in FIGS. 23 and 24 is a modified version of the method illustrated in FIGS. 13 through 18 and described above, and thus common description of the two example embodiments will not be repeated.
- the operation of FIG. 23 may be performed after the operation of FIG. 13 .
- the data storing layers 150 may be formed on a sidewall surface of the first electrodes 110 and the insulating layers 120 inside the trenches 125 of FIG. 13 .
- a third semiconductor 162 may be formed on the data storing layers 150 inside the trenches 125 .
- the third semiconductor 162 may be formed by depositing a semiconductor material so as not to fill the trenches 125 and then anisotropically etching the semiconductor material in the form of spacers. Holes 164 may be defined inside the third semiconductor 162 .
- buried layers 165 may be formed inside the holes 164 .
- the buried layers 165 may be formed of, for example, metal or metal silicide.
- the metal may be applied using a physical vapor deposition (PVD) method, and the metal silicide may be applied using a self-alignment formation method or a CVD method.
- the third semiconductor 162 and the buried layers 165 may together constitute second electrodes 160 a.
Abstract
Provided are a non-volatile memory device which can be extended in a stack structure and thus can be highly integrated, and a method of manufacturing the non-volatile memory device. The non-volatile memory device includes: at least one first electrode, at least one second electrode crossing the at least one first electrode, at least one data storing layer interposed between the at least one first electrode and the second electrode, at a region in which the at least one first electrode crosses the at least one second electrode and at least one metal silicide layer interposed between the at least one first electrode and the at least one second electrode, at the region in which the at least one first electrode crosses the at least one second electrode.
Description
- This application is a divisional application of co-pending U.S. application Ser. No. 12/366,151 filed Feb. 5, 2009, which claims the benefit of Korean Patent Application No. 10-2008-0061110, filed on Jun. 26, 2008, the disclosures of which are each hereby incorporated by reference herein in their entireties.
- 1. Technical Field
- The present invention relates to a semiconductor device, and more particularly, to a non-volatile memory device which can be extended in a multi-layer structure, and to a method of manufacturing the non-volatile memory device.
- 2. Description of the Related Art
- Semiconductor devices may be required to be small in size and also to process large amounts of data. Thus, as a result, the operational speed and integration degree of non-volatile memory devices may need to be increased. In this respect, a multi-layered non-volatile memory device may be more beneficial for high integration than a conventional single-layered non-volatile memory device.
- When using a multi-layered non-volatile memory device, memory cells can be stacked vertically on the same footprint as that of a single-layered non-volatile memory device. However, it may be difficult to connect and select memory cells of each layer in a multi-layered non-volatile memory device. Also, a multi-layered non-volatile memory device may require more manufacturing processes as the stacking number of the layers is increased, thereby possibly also increasing the manufacturing costs associated therewith.
- In accordance with an example embodiment, a non-volatile memory device is provided. The non-volatile memory device includes at least one first electrode, at least one second electrode crossing the at least one first electrode, at least one data storing layer interposed between the at least one first electrode and the at least one second electrode, at a region in which the at least one first electrode crosses the at least one second electrode and at least one metal silicide layer interposed between the at least one first electrode and the at least one second electrode, at a region in which the at least one first electrode crosses the at least one second electrode.
- The at least one metal silicide layer may be interposed between the at least one first electrode and the at least one data storing layer, and the at least one first electrode may comprise a first semiconductor, and the first semiconductor may contact the at least one metal silicide layer so as to form a schottky diode.
- The non-volatile memory device may further comprise at least one junction layer interposed between the at least one first electrode and the at least one metal silicide layer, and the at least one first electrode may comprise a first semiconductor having a first conductivity, and the at least one junction layer may comprise a second semiconductor having a second conductivity which is opposite to the first conductivity. The at least one junction layer may be recessed in a sidewall of the at least one first electrode. The at least one metal silicide layer may be interposed between the at least one junction layer and the at least one second electrode. The at least one data storing layer may be interposed between the at least one junction layer and the at least one metal silicide layer. The at least one data storing layer may be interposed between the at least one first electrode and the at least one junction layer.
- The at least one first electrode may comprise a plurality of first electrodes, and the at least one second electrode may comprise a plurality of second electrodes arranged between the plurality of the first electrodes. The plurality of the first electrodes may be stacked as a plurality of stacked layers, and the at least one metal silicide layer may comprise a plurality of metal silicide layers interposed between the plurality of the first electrodes and the plurality of the second electrodes.
- In accordance with an example embodiment, a non-volatile memory is provided. The non-volatile memory includes at least one first electrode, at least one second electrode crossing the at least one first electrode and at least one data storing layer disposed at a cross point of the at least one first electrode and the at least one second electrode. The at least one first electrode comprises a first semiconductor having a first conductivity, and the at least one second electrode comprises a third semiconductor having a second conductivity, which is opposite to the first conductivity, and a buried layer buried in the third semiconductor, wherein the buried layer comprises a metal or metal silicide.
- In accordance with an example embodiment of the present invention, a method of manufacturing a non-volatile memory device is provided. The method includes forming at least one first electrode, forming at least one metal silicide layer on a sidewall of the at least one first electrode, forming at least one data storing layer on a sidewall of the at least one first electrode and forming at least one second electrode crossing the at least one first electrode, by interposing the at least one metal silicide layer and the at least one data storing layer between the at least one first electrode and the second electrode, at a region in which the at least one first electrode crosses the at least one second electrode.
- Example embodiments of the present invention can be understood in more detail from the following description, taken in conjunction with the accompanying drawings of which:
-
FIG. 1 is a perspective view illustrating a non-volatile memory device according to an example embodiment; -
FIG. 2 is a perspective view illustrating a non-volatile memory device according to an example embodiment; -
FIG. 3 is a perspective view illustrating a non-volatile memory device according to an example embodiment; -
FIG. 4 is a perspective view illustrating a non-volatile memory device according to an example embodiment; -
FIG. 5 is a perspective view illustrating a non-volatile memory device according to an example embodiment; -
FIG. 6 is a cross-sectional view of the non-volatile memory device ofFIG. 5 cut along a line VI-VP, according to an example embodiment; -
FIG. 7 is a perspective view illustrating a non-volatile memory device according to an example embodiment; -
FIG. 8 is a cross-sectional view of the non-volatile memory device ofFIG. 7 cut along a line VII-VIP, according to an example embodiment; -
FIG. 9 is a perspective view illustrating a non-volatile memory device according to an example embodiment; -
FIG. 10 is a cross-sectional view of the non-volatile memory device ofFIG. 9 cut along a line X-X′, according to an example embodiment; -
FIG. 11 is a perspective view illustrating a non-volatile memory device according to an example embodiment; -
FIG. 12 is a cross-sectional view of the non-volatile memory device ofFIG. 11 cut along a line XII-XII′according to an example embodiment; -
FIGS. 13 through 18 are cross-sectional views illustrating a method of manufacturing a non-volatile memory device, according to an example embodiment; -
FIGS. 19 through 21 are cross-sectional views illustrating a method of manufacturing a non-volatile memory device, according to an example embodiment; -
FIG. 22 is a cross-sectional view for explaining a method of manufacturing a non-volatile memory device, according to an example embodiment; and -
FIGS. 23 and 24 are cross-sectional views illustrating a method of manufacturing a non-volatile memory device, according to an example embodiment. - The inventive concept will now be described more fully with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown. The invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein. In the drawings, the thicknesses of layers and regions are exaggerated for clarity.
-
FIG. 1 is a perspective view illustrating a non-volatile memory device according to an example embodiment. - Referring to
FIG. 1 , at least onefirst electrode 110 and at least onesecond electrode 160 may be arranged to cross each other. For example, onesecond electrode 160 may be arranged to cross between a pair offirst electrodes 110 at right angles. However, this embodiment is not limited thereto, and for example, thefirst electrodes 110 and thesecond electrode 160 may be arranged to cross one another at a predetermined angle. - At least one
data storing layer 150 may be interposed between thefirst electrodes 110 and thesecond electrode 160. For example,data storing layers 150 may be interposed at cross points of thefirst electrodes 110 and thesecond electrode 160. However, this embodiment is not limited thereto. In another example, thedata storing layers 150 may be connected to each other to form a broad layer between thefirst electrodes 110 and thesecond electrodes 160. - The
data storing layers 150 may locally store resistance variation, and control the flow of current between thefirst electrodes 110 and thesecond electrode 160. For example, thedata storing layers 150 may have high resistance, low resistance, or insulating properties, according to an applied voltage. The variable resistance characteristics of thedata storing layers 150 may be used in data storage of the non-volatile memory device. - For example, the
data storing layers 150 may function as a phase change resistor, and in this case, the non-volatile memory device may operate as a phase-change random access memory (PRAM). For example, a phase change resistor may include a calcogenide compound such as GST (GeSbxTey). The phase change resistor may be in a high resistance state or a low resistance state according to the crystallization states thereof. - Alternatively, the
data storing layers 150 may function as, for example, a variable resistor, and in this case, the non-volatile memory device may operate as a resistance random access memory (RRAM). A variable resistor is different from a phase change resistor in that resistance can be varied without a change of the crystalline state of the variable resistor. However, variable resistors may be understood in the context of a broad concept including phase change resistors. Examples of materials functioning as a variable resistor may include but are not limited to nickel oxide (NiO), niobium pentoxide (Nb2O5), and zinc oxide (ZnO). - Alternatively, the
data storing layers 150 may function, for example, as an insulation destroying material. For example, thedata storing layers 150 may include an insulating material such as an oxide whose insulation can be destroyed according to an applied voltage. The non-volatile memory device as described above may be used as a one-time program (OTP) memory. An OTP memory may be used in products requiring very large memory capacity despite only being programmed once. - As the insulation destroying material may not recover its insulation characteristics, it may be referred to as a fuse. On the other hand, the above-described phase change resistor and/or variable resistor may be referred to as anti-fuses because of the change of their conductivity.
- At least one
junction layer 140 and at least onemetal silicide layer 145 may be further interposed between thefirst electrodes 110 and thesecond electrode 160 at a region in which thefirst electrodes 110 cross thesecond electrode 160. For example, junction layers 140 may be arranged to contact thefirst electrodes 110 and thedata storing layers 150 may be arranged to contact sidewalls of thesecond electrode 160, and themetal silicide layers 145 may be interposed between thedata storing layers 150 and the junction layers 140. - The
first electrodes 110 may include a first semiconductor having a first conductivity, and the junction layers 140 may include a second semiconductor having a second conductivity, which is opposite to the first conductivity. For example, the first semiconductor may be doped with first conductive impurities, and the second semiconductor may be doped with second conductive impurities. For example, the first conductivity may be N type, and the second conductivity may be P type. Alternatively, the first conductivity may be P type, and the second conductivity may be N type. - Accordingly, as the
first electrodes 110 and the junction layers 140 contact each other, they may form a diode junction or a PN junction. Such diode junction may rectify current flow between thefirst electrodes 110 and thesecond electrode 160. That is, the current flow between thefirst electrodes 110 and thesecond electrode 160 may have directivity according to the polarity of the diode junction or PN junction. - The junction layers 140 may be locally provided to be recessed from sidewalls of the
first electrodes 110. Accordingly, there may be no need to allocate space for forming the junction layers 140, and thus the non-volatile memory device can be readily highly integrated. In addition, by recessing the junction layers 140 in local portions of thefirst electrodes 110, the diode junction or PN junction can be reduced, thereby reducing line resistance of thefirst electrodes 110. - The
metal silicide layers 145 may function as, for example, diffusion barriers. Accordingly, diffusion of impurities in the junction layers 140 may be blocked by the metal silicide layers 145. Also, themetal silicide layers 145 may help reduce contact resistance between themetal silicide layers 145 and the junction layers 140. For example, themetal silicide layers 145 may include one of titanium silicide, cobalt silicide, nickel silicide, tungsten silicide, zirconium silicide, molybdenum silicide, halfnium silicide, and platinum silicide, or a stacking structure formed of at least two of these. - The
second electrode 160 may include a conductor and/or semiconductor. For example, thesecond electrode 160 may include one of polysilicon, metal, and metal silicide, or a stacking structure formed of at least two of these. - The non-volatile memory device according to the current example embodiment may constitute memory cells. For example, each of the
first electrodes 110 may be a bit line, and thesecond electrode 160 may be a word line, or vice versa. -
FIG. 2 is a perspective view illustrating a non-volatile memory device according to another example embodiment. The non-volatile memory device ofFIG. 2 may correspond to that ofFIG. 1 with some modified or omitted components. Accordingly, common description in these two embodiments will not be repeated. - Referring to
FIG. 2 , the junction layers 140 ofFIG. 1 are omitted, and themetal silicide layers 145 a may be interposed between thedata storing layers 150 and thefirst electrodes 110. Thefirst electrodes 110 may be semiconductors. Themetal silicide layers 145 a contact thefirst electrodes 110 to form a schottky diode or a schottky barrier. Accordingly, in the current example embodiment, a schottky diode may rectify electric current instead of the PN junction diode ofFIG. 1 . - A schottky diode may refer to a junction barrier between metal and a semiconductor. However, a metal silicide-semiconductor junction is also known to form a schottky diode, while forming a stable interface compared to a metal-semiconductor junction.
- Accordingly, the non-volatile memory device according to the current embodiment can be simplified by using a schottky diode instead of a PN junction diode. Thus, the non-volatile memory device can be readily highly integrated.
-
FIG. 3 is a perspective view illustrating a non-volatile memory device according to another example embodiment. The non-volatile memory device ofFIG. 3 may correspond to that ofFIG. 1 with some modified or omitted components. Accordingly, common description in these two embodiments will not be repeated. - Referring to
FIG. 3 , thedata storing layers 150 may be interposed between the junction layers 140 and thefirst electrodes 110. Themetal silicide layers 145 may be interposed between the junction layers 140 and thesecond electrode 160. - In the current example embodiment, the
first electrodes 110 and the junction layers 140 do not directly form a PN junction. However, as thedata storing layers 150 are changed into a low resistance state during the operation of the non-volatile memory device, thefirst electrodes 110 and the junction layers 140 may faun a PN junction. Accordingly, the non-volatile memory device according to the current example embodiment may operate in the same manner as the non-volatile memory device ofFIG. 1 . -
FIG. 4 is a perspective view illustrating a non-volatile memory device according to another example embodiment. The non-volatile memory device ofFIG. 4 may correspond to that ofFIG. 1 with some modified or omitted components. Accordingly, common description in these two embodiments will not be repeated. - Referring to
FIG. 4 , thedata storing layers 150 may be directly interposed at cross points of thefirst electrodes 110 and thesecond electrodes 160 a without interposing the junction layers 140 and themetal silicide layers 145 illustratedFIG. 1 . For example, thefirst electrodes 110 may include a first semiconductor having a first conductivity, and asecond electrode 160 a may include athird semiconductor 162 having a second conductivity and a buriedlayer 165. The buriedlayer 165 may be buried inside thethird semiconductor 162. - When the
data storing layers 150 are changed into a low resistance state, thefirst electrodes 110 and thesecond electrode 160 a form a PN junction and can function as a diode. The buriedlayer 165 may be formed of a conductor having a lower resistance than thethird semiconductor 162, such as, for example, metal or metal silicide, to reduce resistance of thesecond electrode 160 a. -
FIG. 5 is a perspective view illustrating a non-volatile memory device according to another example embodiment, andFIG. 6 is a cross-sectional view of the non-volatile memory device ofFIG. 5 cut along a line VI-VI′. The non-volatile memory device ofFIG. 5 is based on that ofFIG. 1 , and thus common description of the two example embodiments may not be repeated. - Referring to
FIGS. 5 and 6 , a plurality offirst electrodes 110 may be arranged two-dimensionally and stacked three-dimensionally. A plurality ofsecond electrodes 160 may extend across the stackedfirst electrodes 110. Thesecond electrodes 160 may be arranged between thefirst electrodes 110, and spaced apart from each other in the extension direction of thefirst electrodes 110. For example, thefirst electrodes 110 and thesecond electrodes 160 may be arranged to cross each other at right angles. - The junction layers 140 and the
metal silicide layers 145 may be disposed at cross points of thefirst electrodes 110 and thesecond electrodes 160, and interposed between thefirst electrodes 110 and thedata storing layers 150. Thedata storing layers 150 may be interposed between thefirst electrodes 110 and thesecond electrodes 160. For example, thedata storing layers 150 may be cylindrically-shaped and surrounding a group ofsecond electrodes 160 interposed between one pair of thefirst electrodes 110. However, the form of thedata storing layers 150 is not limited thereto. For example, as illustrated inFIG. 1 , thedata storing layers 150 may be limited to regions in which thefirst electrodes 110 cross thesecond electrodes 160. - In such a three-dimensional structure, the
second electrodes 160 between thefirst electrodes 110 may be shared by memory cells on both sides of thesecond electrodes 160. Meanwhile, thefirst electrodes 110 in each layer may be accessed for operation by being divided into two groups, odd-numbered and even-numbered groups. That is, thefirst electrodes 110 in each layer may be accessed for operation by one pair of bit lines. - In the non-volatile memory device according to the current example embodiment, the plurality of memory cells may be arranged three-dimensionally. The number of the memory cells may be readily adjusted by, for example, adjusting the number and length of the
first electrodes 110 and thesecond electrodes 160. - Accordingly, the non-volatile memory device can be readily highly integrated, and thus may be used in high capacity products.
-
FIG. 7 is a perspective view illustrating a non-volatile memory device according to another example embodiment, andFIG. 8 is a cross-sectional view of the non-volatile memory device ofFIG. 7 cut along a line VII-VII′. The non-volatile memory device ofFIG. 7 is based on that ofFIG. 2 , and thus common description in the two example embodiments may not be repeated. - Referring to
FIGS. 7 and 8 , a plurality of thefirst electrodes 110 may be arranged two-dimensionally and stacked three-dimensionally. A plurality ofsecond electrodes 160 may extend across the stackedfirst electrodes 110. Thesecond electrodes 160 may be arranged between thefirst electrodes 110, and spacer apart from each other in the extension direction of thefirst electrodes 110. For example, thefirst electrodes 110 and thesecond electrodes 160 may be arranged to cross each other at right angles. - The
metal silicide layers 145 a may be interposed between thefirst electrodes 110 and thesecond electrodes 160, in a region in which thefirst electrodes 110 cross thesecond electrode 160, and interposed between thedata storing layers 150 and thefirst electrodes 110. For example, thedata storing layers 150 may be cylindrically-shaped as described with reference toFIGS. 5 and 6 , but the form of thedata storing layers 150 is not limited thereto. - In this three-dimensional structure, the
second electrodes 160 between thefirst electrodes 110 may be shared by memory cells on both sides of thesecond electrodes 160. Meanwhile, thefirst electrodes 110 in each layer may be accessed for operation in two, odd-numbered and even-numbered groups. For example, thefirst electrodes 110 in each layer may be accessed for operation by one pair of bit lines. -
FIG. 9 is a perspective view illustrating a non-volatile memory device according to another example embodiment, andFIG. 10 is a cross-sectional view of the non-volatile memory device ofFIG. 9 cut along a line X-X′. The non-volatile memory device ofFIG. 9 is based on that ofFIG. 3 , and thus common description in the two example embodiments may not be repeated. - Referring to
FIGS. 9 and 10 , a plurality offirst electrodes 110 may be arranged two-dimensionally and stacked three-dimensionally. A plurality ofsecond electrodes 160 may extend across the stackedfirst electrodes 110. Thesecond electrodes 160 may be arranged between thefirst electrodes 110, and spaced apart from each other in the extension direction of thefirst electrodes 110. For example, thefirst electrodes 110 and thesecond electrodes 160 may be arranged to cross each other at right angles. - The junction layers 140 and the
metal silicide layers 145 may be interposed between thefirst electrodes 110 and thesecond electrodes 160, at a region in which thefirst electrodes 110 cross thesecond electrodes 160. Thedata storing layers 150 may be interposed between thefirst electrodes 110 and the junction layers 140. - In this three-dimensional structure, the
second electrodes 160 between thefirst electrodes 110 may be shared by memory cells on both sides of thesecond electrodes 160. Meanwhile, thefirst electrodes 110 in each layer may be accessed for operation in two, odd-numbered and even-numbered groups. For example, thefirst electrodes 110 in each layer may be accessed for operation by one pair of bit lines. -
FIG. 11 is a perspective view illustrating a non-volatile memory device according to another example embodiment, andFIG. 12 is a cross-sectional view of the non-volatile memory device ofFIG. 11 cut along a line XII-XII′. The non-volatile memory device ofFIG. 11 is based on that ofFIG. 4 , and thus common description in the two example embodiments may not be repeated. - Referring to
FIGS. 11 and 12 , a plurality offirst electrodes 110 may be arranged two-dimensionally and stacked three-dimensionally. A plurality ofsecond electrodes 160 a may extend across the stackedfirst electrodes 110. Thesecond electrodes 160 a may be arranged between thefirst electrodes 110, and spaced apart from each other in the extension direction of thefirst electrodes 110. For example, thefirst electrodes 110 and thesecond electrodes 160 a may be arranged to cross each other at right angles. For example, thedata storing layers 150 may be cylindrically-shaped between thefirst electrodes 110 and thesecond electrodes 160 a, as described with reference toFIGS. 5 and 6 . - In this three-dimensional structure, the
second electrodes 160 a between thefirst electrodes 110 may be shared by memory cells on both sides of thesecond electrodes 160 a. Meanwhile, thefirst electrodes 110 in each layer may be accessed for operation in two, odd-numbered and even-numbered groups. For example, thefirst electrodes 110 in each layer may be accessed for operation by one pair of bit lines. -
FIGS. 13 through 18 are cross-sectional views illustrating a method of manufacturing a non-volatile memory device, according to an example embodiment. - Referring to
FIG. 13 , a stack structure offirst electrodes 110 may be formed. Thefirst electrodes 110 may be arranged to be separated from one another by insulatinglayers 120. Each insulatinglayers 120 may include a complex layer formed of one material or various insulating materials. - For example, the insulating
layers 120 and thefirst electrodes 110 may be stacked alternately, andtrenches 125 may be formed between the stack structures of thefirst electrodes 110. During the formation process, for example, thefirst electrodes 110 may be doped with first conductive impurities using an in-situ doping method while being formed or using an ion implantation method after thetrenches 125 are formed. Thetrenches 125 may be formed by, for example, photolithography and etching. The number of thefirst electrodes 110 and thetrenches 125 may be selected according to the capacity of the non-volatile memory device, and does not limit the scope of the present example embodiment. - Referring to
FIG. 14 , the sidewalls of thefirst electrodes 110 are recessed to formgrooves 130. Thegrooves 130 may extend the portion of thetrenches 125 between thefirst electrodes 110. For example, thegrooves 130 may be formed by etching thefirst electrodes 110 to a predetermined depth using an isotropic etching method such as a wet etching method or a chemical dry etching method. An etching chemical may enter sidewalls of thefirst electrodes 110 through thetrenches 125. - Referring to
FIG. 15 , junction layers 140 may be formed on the sidewalls of thefirst electrodes 110. For example, the junction layers 140 may be doped with second conductive impurities using an in-situ doping method while the junction layers 140 are formed, or using an ion implantation method after the junction layers 140 are formed. An example of the ion implantation method includes but is not limited to a high angle ion implantation method. - For example, the junction layers 140 may be formed by depositing a semiconductor material in the
trenches 125 to fill thegrooves 130 using a chemical vapor deposition (CVD) method, and then anisotropically etching the semiconductor material to remain in thegrooves 130. The anisotropic etching may be, for example, plasma dry etching. - Alternatively, the junction layers 140 may be formed using, for example, a selective epitaxial growth method. According to the selective epitaxial growth method, the junction layers 140 may not be grown on the insulating
layers 120 but only on the sidewalls of thefirst electrodes 140, selectively. - Referring to
FIG. 16 ,metal silicide layers 145 may be formed on the junction layers 140 in thetrenches 125. Themetal silicide layers 145 may be formed not on the insulatinglayers 120 but selectively only on the junction layers 140. When using a self-aligned silicidation method, themetal silicide layers 145 may be selectively formed only on the junction layers 140. - For example, a metal layer may be formed on an inner surface of the
trenches 125 and a first heat treatment process may be performed. Accordingly, as the metal layer and the junction layers 140 react with each other, a first metal silicide may be formed. In this case, as the insulatinglayers 120 and the metal layer do not react with each other, a first metal silicide is not formed on the insulating layers 120. Next, the remaining metal layer may be selectively removed using, for example, a wet etching method while leaving the first metal silicide. Next, selectively, the first metal silicide may be converted into a second metal silicide using, for example, a second heat treatment process. Accordingly, themetal silicide layers 145 may be formed of the first metal silicide and/or the second metal silicide. - Referring to
FIG. 17 ,data storing layers 150 may be formed on themetal silicide layers 145 and the insulatinglayers 120 in thetrenches 125. For example, thedata storing layers 150 may be formed using a chemical vapor deposition (CVD) method, by which the sidewalls of thetrenches 125 can be sufficiently coated. - Referring to
FIG. 18 ,second electrodes 160 may be formed on thedata storing layers 150 inside thetrenches 125. For example, thesecond electrodes 160 may be formed by forming conductive layers to fill thetrenches 125 and then planarizing the conductive layers. - According to the above-described method of manufacturing a non-volatile memory device, memory cells having a stack structure can be formed economically in a single process.
-
FIGS. 19 through 21 are cross-sectional views illustrating a method of manufacturing a non-volatile memory device, according to another example embodiment. The method illustrated inFIGS. 19 through 21 is a modified version of the method illustrated inFIGS. 13 through 18 and described above, and thus common description of the two example embodiments will not be repeated. For example, the operation illustrated inFIG. 19 may be performed after the operation illustrated inFIG. 14 . - Referring to
FIG. 19 ,data storing layers 150 may be formed on sidewalls of thefirst electrodes 110 in thegrooves 130. For example, thedata storing layers 150 may be formed by forming material layers and then anisotropically etching the material layers in the form of spacers. However, in another example embodiment, thedata storing layers 150 may be extended along the surfaces of thefirst electrodes 110 and the insulatinglayers 120 inside thetrenches 125 and thegrooves 130, unlikeFIG. 19 . - Referring to
FIG. 20 , junction layers 140 may be formed on thedata storing layers 150 inside thegrooves 130. - Referring to
FIG. 21 , themetal silicide layers 145 may be formed on the junction layers 140, and thesecond electrodes 160 may be formed inside thetrenches 125. -
FIG. 22 is a cross-sectional view for explaining a method of manufacturing a non-volatile memory device, according to another example embodiment. The method explained with reference toFIG. 22 is a modified version of the method illustrated inFIGS. 13 through 18 and described above, and thus common description of the two example embodiments will not be repeated. For example, the operation illustrated inFIG. 22 may be performed after the operation illustrated inFIG. 13 . - Referring to
FIG. 22 ,metal silicide layers 145 a may be formed on sidewalls of thefirst electrodes 110 exposed by thetrenches 125. Themetal silicide layers 145 a may be formed using a method similar to the method of forming themetal silicide layers 145 described with reference toFIG. 16 . However, themetal silicide layers 145 a are different from themetal silicide layers 145 ofFIG. 16 in that they are formed by reaction of the semiconductor material of thefirst electrodes 110 with a metal. - Next, the
data storing layers 150 may be formed on themetal silicide layers 145 a inside thetrenches 125. - Next, as described with reference to
FIG. 18 ,second electrodes 160 may be formed on thedata storing layers 150 so as to fill thetrenches 125 as illustrated inFIG. 8 . -
FIGS. 23 and 24 are cross-sectional views illustrating a method of manufacturing a non-volatile memory device, according to another example embodiment. The method illustrated inFIGS. 23 and 24 is a modified version of the method illustrated inFIGS. 13 through 18 and described above, and thus common description of the two example embodiments will not be repeated. For example, the operation ofFIG. 23 may be performed after the operation ofFIG. 13 . - Referring to
FIG. 23 , thedata storing layers 150 may be formed on a sidewall surface of thefirst electrodes 110 and the insulatinglayers 120 inside thetrenches 125 ofFIG. 13 . Next, athird semiconductor 162 may be formed on thedata storing layers 150 inside thetrenches 125. For example, thethird semiconductor 162 may be formed by depositing a semiconductor material so as not to fill thetrenches 125 and then anisotropically etching the semiconductor material in the form of spacers.Holes 164 may be defined inside thethird semiconductor 162. - Next, buried
layers 165 may be formed inside theholes 164. The buried layers 165 may be formed of, for example, metal or metal silicide. For example, the metal may be applied using a physical vapor deposition (PVD) method, and the metal silicide may be applied using a self-alignment formation method or a CVD method. Thethird semiconductor 162 and the buriedlayers 165 may together constitutesecond electrodes 160 a. - Having described the exemplary embodiments of the present invention, it is further noted that it is readily apparent to those of reasonable skill in the art that various modifications may be made without departing from the spirit and scope of the invention which is defined by the metes and bounds of the appended claims.
Claims (14)
1. A non-volatile memory comprising:
at least one first electrode;
at least one second electrode crossing the at least one first electrode; and
at least one data storing layer disposed at a cross point of the at least one first electrode and the at least one second electrode,
wherein the at least one first electrode comprises a first semiconductor having a first conductivity, and the at least one second electrode comprises a third semiconductor having a second conductivity, which is opposite to the first conductivity, and a buried layer buried in the third semiconductor, wherein the buried layer comprises one of a metal or metal silicide.
2. The non-volatile memory device of claim 1 , wherein at least one metal silicide layer is interposed between the at least one first electrode and the at least one data storing layer.
3. The non-volatile memory device of claim 2 , wherein the first semiconductor contacts the at least one metal silicide layer so as to form a schottky diode.
4. The non-volatile memory device of claim 2 , further comprising at least one junction layer interposed between the at least one first electrode and the at least one metal silicide layer, and the at least one junction layer comprises a second semiconductor having a second conductivity which is opposite to the first conductivity.
5. The non-volatile memory device of claim 4 , wherein the at least one junction layer is recessed in a sidewall of the at least one first electrode.
6. The non-volatile memory device of claim 4 , wherein the at least one metal silicide layer is interposed between the at least one junction layer and the at least one second electrode.
7. The non-volatile memory device of claim 6 , wherein the at least one data storing layer is interposed between the at least one junction layer and the at least one metal silicide layer.
8. The non-volatile memory device of claim 6 , wherein the at least one data storing layer is interposed between the at least one first electrode and the at least one junction layer.
9. The non-volatile memory device of claim 1 , wherein the at least one second electrode comprises a metal.
10. The non-volatile memory device of claim 1 , wherein the at least one first electrode and the at least one second electrode are arranged to cross each other at a right angle.
11. The non-volatile memory device of claim 1 , wherein the data storing layer comprises a variable resistor.
12. The non-volatile memory device of claim 1 , wherein the at least one first electrode comprises a plurality of first electrodes, and the at least one second electrode comprises a plurality of second electrodes disposed between the plurality of the first electrodes.
13. The non-volatile memory device of claim 12 , wherein the plurality of the first electrodes are stacked as a plurality of stacked layers, and the at least one metal silicide layer comprises a plurality of metal silicide layers interposed between the plurality of the first electrodes and the plurality of the second electrodes.
14. The non-volatile memory device of claim 13 , wherein the at least one data storing layer extending across the plurality of the first electrodes constituting a plurality of stacked layers.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/355,878 US20120119180A1 (en) | 2008-06-26 | 2012-01-23 | Non-volatile memory device and method of fabricating the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2008-0061110 | 2008-06-26 | ||
KR1020080061110A KR20100001260A (en) | 2008-06-26 | 2008-06-26 | Non-volatile memory device and method of fabricating the same |
US12/366,151 US8124968B2 (en) | 2008-06-26 | 2009-02-05 | Non-volatile memory device |
US13/355,878 US20120119180A1 (en) | 2008-06-26 | 2012-01-23 | Non-volatile memory device and method of fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/366,151 Division US8124968B2 (en) | 2008-06-26 | 2009-02-05 | Non-volatile memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120119180A1 true US20120119180A1 (en) | 2012-05-17 |
Family
ID=41446368
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/366,151 Active 2029-11-28 US8124968B2 (en) | 2008-06-26 | 2009-02-05 | Non-volatile memory device |
US13/355,878 Abandoned US20120119180A1 (en) | 2008-06-26 | 2012-01-23 | Non-volatile memory device and method of fabricating the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/366,151 Active 2029-11-28 US8124968B2 (en) | 2008-06-26 | 2009-02-05 | Non-volatile memory device |
Country Status (4)
Country | Link |
---|---|
US (2) | US8124968B2 (en) |
JP (1) | JP2010010688A (en) |
KR (1) | KR20100001260A (en) |
CN (1) | CN101615656A (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8710484B2 (en) | 2010-02-23 | 2014-04-29 | Panasonic Corporation | Method for manufacturing non-volatile memory device, non-volatile memory element, and non-volatile memory device |
US8976566B2 (en) | 2010-09-29 | 2015-03-10 | Micron Technology, Inc. | Electronic devices, memory devices and memory arrays |
US9034710B2 (en) | 2010-12-27 | 2015-05-19 | Micron Technology, Inc. | Methods of forming a nonvolatile memory cell and methods of forming an array of nonvolatile memory cells |
US9111788B2 (en) | 2008-06-18 | 2015-08-18 | Micron Technology, Inc. | Memory device constructions, memory cell forming methods, and semiconductor construction forming methods |
US9184385B2 (en) | 2011-04-15 | 2015-11-10 | Micron Technology, Inc. | Arrays of nonvolatile memory cells and methods of forming arrays of nonvolatile memory cells |
US9257648B2 (en) | 2011-02-24 | 2016-02-09 | Micron Technology, Inc. | Memory cells, methods of forming memory cells, and methods of programming memory cells |
US9343665B2 (en) | 2008-07-02 | 2016-05-17 | Micron Technology, Inc. | Methods of forming a non-volatile resistive oxide memory cell and methods of forming a non-volatile resistive oxide memory array |
US9343145B2 (en) | 2008-01-15 | 2016-05-17 | Micron Technology, Inc. | Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices |
US9406878B2 (en) | 2010-11-01 | 2016-08-02 | Micron Technology, Inc. | Resistive memory cells with two discrete layers of programmable material, methods of programming memory cells, and methods of forming memory cells |
US9412421B2 (en) | 2010-06-07 | 2016-08-09 | Micron Technology, Inc. | Memory arrays |
US9454997B2 (en) | 2010-12-02 | 2016-09-27 | Micron Technology, Inc. | Array of nonvolatile memory cells having at least five memory cells per unit cell, having a plurality of the unit cells which individually comprise three elevational regions of programmable material, and/or having a continuous volume having a combination of a plurality of vertically oriented memory cells and a plurality of horizontally oriented memory cells; array of vertically stacked tiers of nonvolatile memory cells |
US20160365384A1 (en) * | 2015-06-10 | 2016-12-15 | SK Hynix Inc. | Electronic device |
Families Citing this family (72)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8937292B2 (en) * | 2011-08-15 | 2015-01-20 | Unity Semiconductor Corporation | Vertical cross point arrays for ultra high density memory applications |
US20130082232A1 (en) | 2011-09-30 | 2013-04-04 | Unity Semiconductor Corporation | Multi Layered Conductive Metal Oxide Structures And Methods For Facilitating Enhanced Performance Characteristics Of Two Terminal Memory Cells |
KR20090109804A (en) * | 2008-04-16 | 2009-10-21 | 삼성전자주식회사 | Non-volatile memory device and method of fabricating the same |
KR20090115288A (en) * | 2008-05-01 | 2009-11-05 | 삼성전자주식회사 | Non-volatile memory device and method of fabricating the same |
US8211743B2 (en) | 2008-05-02 | 2012-07-03 | Micron Technology, Inc. | Methods of forming non-volatile memory cells having multi-resistive state material between conductive electrodes |
JP5230274B2 (en) * | 2008-06-02 | 2013-07-10 | 株式会社東芝 | Nonvolatile semiconductor memory device |
KR20100001260A (en) * | 2008-06-26 | 2010-01-06 | 삼성전자주식회사 | Non-volatile memory device and method of fabricating the same |
JP5356005B2 (en) | 2008-12-10 | 2013-12-04 | 株式会社東芝 | Nonvolatile semiconductor memory device and manufacturing method thereof |
JP4956598B2 (en) * | 2009-02-27 | 2012-06-20 | シャープ株式会社 | Nonvolatile semiconductor memory device and manufacturing method thereof |
JP5558090B2 (en) * | 2009-12-16 | 2014-07-23 | 株式会社東芝 | Resistance variable memory cell array |
KR20110093309A (en) * | 2010-02-12 | 2011-08-18 | 주식회사 하이닉스반도체 | 3d non-volatile memory device and method for manufacturing the same |
KR101652873B1 (en) * | 2010-02-18 | 2016-08-31 | 삼성전자주식회사 | Three Dimensional Semiconductor Memory Device And Method Of Operating The Same |
JP5450165B2 (en) | 2010-02-26 | 2014-03-26 | 株式会社東芝 | Nonvolatile semiconductor memory device and method of manufacturing nonvolatile semiconductor memory device |
US20110241077A1 (en) * | 2010-04-06 | 2011-10-06 | Macronix International Co., Ltd. | Integrated circuit 3d memory array and manufacturing method |
US8427859B2 (en) | 2010-04-22 | 2013-04-23 | Micron Technology, Inc. | Arrays of vertically stacked tiers of non-volatile cross point memory cells, methods of forming arrays of vertically stacked tiers of non-volatile cross point memory cells, and methods of reading a data value stored by an array of vertically stacked tiers of non-volatile cross point memory cells |
US8624217B2 (en) * | 2010-06-25 | 2014-01-07 | International Business Machines Corporation | Planar phase-change memory cell with parallel electrical paths |
US8803214B2 (en) | 2010-06-28 | 2014-08-12 | Micron Technology, Inc. | Three dimensional memory and methods of forming the same |
US9006793B2 (en) * | 2010-07-01 | 2015-04-14 | Panasonic Intellectual Property Management Co., Ltd. | Non-volatile memory cell, non-volatile memory cell array, and method of manufacturing the same |
US8575008B2 (en) | 2010-08-31 | 2013-11-05 | International Business Machines Corporation | Post-fabrication self-aligned initialization of integrated devices |
US8187932B2 (en) | 2010-10-15 | 2012-05-29 | Sandisk 3D Llc | Three dimensional horizontal diode non-volatile memory array and method of making thereof |
US8759809B2 (en) | 2010-10-21 | 2014-06-24 | Micron Technology, Inc. | Integrated circuitry comprising nonvolatile memory cells having platelike electrode and ion conductive material layer |
US8796661B2 (en) | 2010-11-01 | 2014-08-05 | Micron Technology, Inc. | Nonvolatile memory cells and methods of forming nonvolatile memory cell |
KR101811308B1 (en) | 2010-11-10 | 2017-12-27 | 삼성전자주식회사 | Non-volatile memory device having resistance changeable element and method of forming the same |
KR101147481B1 (en) * | 2010-12-06 | 2012-05-21 | 서울대학교산학협력단 | One-time programmable nonvolatile memory array having vertically stacked structure and method for operating and fabricating the same |
US8791447B2 (en) | 2011-01-20 | 2014-07-29 | Micron Technology, Inc. | Arrays of nonvolatile memory cells and methods of forming arrays of nonvolatile memory cells |
US8759895B2 (en) | 2011-02-25 | 2014-06-24 | Micron Technology, Inc. | Semiconductor charge storage apparatus and methods |
US10333064B2 (en) * | 2011-04-13 | 2019-06-25 | Micron Technology, Inc. | Vertical memory cell for high-density memory |
JP5674548B2 (en) | 2011-04-28 | 2015-02-25 | 株式会社日立製作所 | Semiconductor memory device |
US9343672B2 (en) * | 2011-06-07 | 2016-05-17 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices, nonvolatile memory cells and methods of manufacturing nonvolatile memory devices |
KR20130004784A (en) | 2011-07-04 | 2013-01-14 | 삼성전자주식회사 | Non-volatile memory device having resistance changeable element and method of forming the same |
JP2013197396A (en) * | 2012-03-21 | 2013-09-30 | Toshiba Corp | Semiconductor memory device and method of manufacturing the same |
CN103474570B (en) * | 2012-06-06 | 2016-03-30 | 复旦大学 | Be integrated in resistor-type memory of the rear end structure of integrated circuit and preparation method thereof |
US9018613B2 (en) | 2012-08-14 | 2015-04-28 | Kabushiki Kaisha Toshiba | Semiconductor memory device with a memory cell block including a block film |
US8841649B2 (en) * | 2012-08-31 | 2014-09-23 | Micron Technology, Inc. | Three dimensional memory array architecture |
US8729523B2 (en) | 2012-08-31 | 2014-05-20 | Micron Technology, Inc. | Three dimensional memory array architecture |
TWI473262B (en) * | 2012-10-03 | 2015-02-11 | Powerchip Technology Corp | Resistive random access memory and fabrication method thereof |
KR20140046809A (en) * | 2012-10-11 | 2014-04-21 | 에스케이하이닉스 주식회사 | Resistance variable memory device and method for fabricating the same |
JP6009971B2 (en) | 2012-11-16 | 2016-10-19 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
JP6251688B2 (en) | 2012-12-26 | 2017-12-20 | ソニーセミコンダクタソリューションズ株式会社 | Storage device and manufacturing method thereof |
US10546998B2 (en) * | 2013-02-05 | 2020-01-28 | Micron Technology, Inc. | Methods of forming memory and methods of forming vertically-stacked structures |
US8971092B2 (en) | 2013-02-28 | 2015-03-03 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US9214351B2 (en) | 2013-03-12 | 2015-12-15 | Macronix International Co., Ltd. | Memory architecture of thin film 3D array |
KR20140113024A (en) * | 2013-03-15 | 2014-09-24 | 에스케이하이닉스 주식회사 | Resistance variable Memory Device And Method of Driving The Same |
US9728584B2 (en) | 2013-06-11 | 2017-08-08 | Micron Technology, Inc. | Three dimensional memory array with select device |
US9231029B2 (en) | 2013-12-18 | 2016-01-05 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method for manufacturing same |
JP6169023B2 (en) * | 2014-03-13 | 2017-07-26 | 株式会社東芝 | Non-volatile memory |
US9397146B2 (en) | 2014-05-15 | 2016-07-19 | Globalfoundries Singapore Pte. Ltd. | Vertical random access memory with selectors |
US9502642B2 (en) | 2015-04-10 | 2016-11-22 | Micron Technology, Inc. | Magnetic tunnel junctions, methods used while forming magnetic tunnel junctions, and methods of forming magnetic tunnel junctions |
US9530959B2 (en) | 2015-04-15 | 2016-12-27 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9520553B2 (en) | 2015-04-15 | 2016-12-13 | Micron Technology, Inc. | Methods of forming a magnetic electrode of a magnetic tunnel junction and methods of forming a magnetic tunnel junction |
US9257136B1 (en) | 2015-05-05 | 2016-02-09 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9960346B2 (en) | 2015-05-07 | 2018-05-01 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9595669B2 (en) * | 2015-06-30 | 2017-03-14 | Western Digital Technologies, Inc. | Electroplated phase change switch |
US9812507B2 (en) | 2016-03-11 | 2017-11-07 | Toshiba Memory Corporation | Semiconductor memory device |
US9947721B2 (en) * | 2016-04-01 | 2018-04-17 | Micron Technology, Inc. | Thermal insulation for three-dimensional memory arrays |
US9680089B1 (en) | 2016-05-13 | 2017-06-13 | Micron Technology, Inc. | Magnetic tunnel junctions |
US20180138292A1 (en) * | 2016-11-11 | 2018-05-17 | Sandisk Technologies Llc | Methods and apparatus for three-dimensional nonvolatile memory |
KR20180064084A (en) * | 2016-12-05 | 2018-06-14 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
WO2018149109A1 (en) * | 2017-02-14 | 2018-08-23 | 成都皮兆永存科技有限公司 | Multi-layer one-time programmable permanent memory unit and preparation method therefor |
US20190034125A1 (en) * | 2017-07-25 | 2019-01-31 | Sandisk Technologies Llc | Methods and apparatus for three-dimensional nonvolatile memory |
US10461125B2 (en) | 2017-08-29 | 2019-10-29 | Micron Technology, Inc. | Three dimensional memory arrays |
US10797107B2 (en) | 2018-02-27 | 2020-10-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor memory device including phase change material layers and method for manufacturing thereof |
CN112204746A (en) * | 2018-05-24 | 2021-01-08 | 三星电子株式会社 | Phase change memory integrated with selection element and manufacturing method thereof |
CN109545787B (en) * | 2018-09-25 | 2021-04-09 | 成都皮兆永存科技有限公司 | Preparation method of three-dimensional programmable memory |
CN111769132B (en) * | 2019-04-02 | 2023-06-02 | 华邦电子股份有限公司 | Resistive random access memory structure |
US11244855B2 (en) | 2019-05-03 | 2022-02-08 | Micron Technology, Inc. | Architecture of three-dimensional memory device and methods regarding the same |
KR102619536B1 (en) * | 2019-06-12 | 2024-01-02 | 삼성전자주식회사 | Three-dimensional semiconductor devices |
CN112635661B (en) * | 2019-10-09 | 2023-08-01 | 联华电子股份有限公司 | Multi-bit variable resistance memory cell and method of forming the same |
CN113035874A (en) * | 2020-04-08 | 2021-06-25 | 成都皮兆永存科技有限公司 | Preparation method of high-density three-dimensional programmable memory |
US11856876B2 (en) | 2021-03-26 | 2023-12-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor devices with a double sided word line structure and methods of manufacture |
CN113540097A (en) * | 2021-07-02 | 2021-10-22 | 成都皮兆永存科技有限公司 | High-density three-dimensional multilayer memory and preparation method thereof |
US20230008998A1 (en) * | 2021-07-09 | 2023-01-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three-Dimensional Memory Device and Method |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6420215B1 (en) * | 2000-04-28 | 2002-07-16 | Matrix Semiconductor, Inc. | Three-dimensional memory array and method of fabrication |
US6642603B1 (en) * | 2002-06-27 | 2003-11-04 | Matrix Semiconductor, Inc. | Same conductivity type highly-doped regions for antifuse memory cell |
US20040002186A1 (en) * | 2002-06-27 | 2004-01-01 | Vyvoda Michael A. | Electrically isolated pillars in active devices |
US20060110877A1 (en) * | 2004-11-10 | 2006-05-25 | Park Yoon-Dong | Memory device including resistance change layer as storage node and method(s) for making the same |
US20060237756A1 (en) * | 2005-04-20 | 2006-10-26 | Jae-Hyun Park | Phase change memory devices and their methods of fabrication |
US20080265235A1 (en) * | 2007-04-27 | 2008-10-30 | Takeshi Kamigaichi | Nonvolatile semiconductor memory device and manufacturing method thereof |
US8124968B2 (en) * | 2008-06-26 | 2012-02-28 | Samsung Electronics Co., Ltd. | Non-volatile memory device |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02203565A (en) * | 1989-02-01 | 1990-08-13 | Hitachi Ltd | Semiconductor device and its manufacture |
US5998244A (en) * | 1996-08-22 | 1999-12-07 | Micron Technology, Inc. | Memory cell incorporating a chalcogenide element and method of making same |
US6627530B2 (en) * | 2000-12-22 | 2003-09-30 | Matrix Semiconductor, Inc. | Patterning three dimensional structures |
US6579760B1 (en) * | 2002-03-28 | 2003-06-17 | Macronix International Co., Ltd. | Self-aligned, programmable phase change memory |
JP4403356B2 (en) * | 2002-10-29 | 2010-01-27 | ソニー株式会社 | Semiconductor memory and manufacturing method thereof |
US7767499B2 (en) * | 2002-12-19 | 2010-08-03 | Sandisk 3D Llc | Method to form upward pointing p-i-n diodes having large and uniform current |
US20050158950A1 (en) * | 2002-12-19 | 2005-07-21 | Matrix Semiconductor, Inc. | Non-volatile memory cell comprising a dielectric layer and a phase change material in series |
US7383476B2 (en) * | 2003-02-11 | 2008-06-03 | Sandisk 3D Llc | System architecture and method for three-dimensional memory |
US20060203541A1 (en) * | 2003-03-18 | 2006-09-14 | Haruki Toda | Phase change memory device |
CN100539154C (en) * | 2003-04-03 | 2009-09-09 | 惠普开发有限公司 | The method of cubic memory array and making cubic memory array |
JP2004319587A (en) * | 2003-04-11 | 2004-11-11 | Sharp Corp | Memory cell, memory, and method of manufacturing memory cell |
KR100663358B1 (en) * | 2005-02-24 | 2007-01-02 | 삼성전자주식회사 | Phase change memory devices employing cell diodes and methods of fabricating the same |
JP2008078404A (en) * | 2006-09-21 | 2008-04-03 | Toshiba Corp | Semiconductor memory and manufacturing method thereof |
JP2008085003A (en) * | 2006-09-27 | 2008-04-10 | Matsushita Electric Ind Co Ltd | Variable resistance memory device |
JP4577695B2 (en) * | 2006-11-07 | 2010-11-10 | エルピーダメモリ株式会社 | Semiconductor memory device and manufacturing method of semiconductor memory device |
WO2008060543A2 (en) * | 2006-11-15 | 2008-05-22 | Sandisk 3D Llc | P-i-n diode crystallized adjacent to a silicide in series with a dielectric antifuse and methods of forming the same |
KR101196392B1 (en) * | 2006-11-28 | 2012-11-02 | 삼성전자주식회사 | Non-volatile Memory Device and method of fabricating the same |
JP5091491B2 (en) * | 2007-01-23 | 2012-12-05 | 株式会社東芝 | Nonvolatile semiconductor memory device |
KR20090055874A (en) * | 2007-11-29 | 2009-06-03 | 삼성전자주식회사 | Non-volatile memory device and method of fabricating the same |
KR101418434B1 (en) * | 2008-03-13 | 2014-08-14 | 삼성전자주식회사 | Non-volatile memory device, method of fabricating the same, and processing system comprising the same |
KR20090109804A (en) * | 2008-04-16 | 2009-10-21 | 삼성전자주식회사 | Non-volatile memory device and method of fabricating the same |
-
2008
- 2008-06-26 KR KR1020080061110A patent/KR20100001260A/en not_active Application Discontinuation
-
2009
- 2009-02-05 US US12/366,151 patent/US8124968B2/en active Active
- 2009-04-28 CN CN200910136928A patent/CN101615656A/en active Pending
- 2009-06-26 JP JP2009152060A patent/JP2010010688A/en active Pending
-
2012
- 2012-01-23 US US13/355,878 patent/US20120119180A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6420215B1 (en) * | 2000-04-28 | 2002-07-16 | Matrix Semiconductor, Inc. | Three-dimensional memory array and method of fabrication |
US6642603B1 (en) * | 2002-06-27 | 2003-11-04 | Matrix Semiconductor, Inc. | Same conductivity type highly-doped regions for antifuse memory cell |
US20040002186A1 (en) * | 2002-06-27 | 2004-01-01 | Vyvoda Michael A. | Electrically isolated pillars in active devices |
US20060110877A1 (en) * | 2004-11-10 | 2006-05-25 | Park Yoon-Dong | Memory device including resistance change layer as storage node and method(s) for making the same |
US20060237756A1 (en) * | 2005-04-20 | 2006-10-26 | Jae-Hyun Park | Phase change memory devices and their methods of fabrication |
US20080265235A1 (en) * | 2007-04-27 | 2008-10-30 | Takeshi Kamigaichi | Nonvolatile semiconductor memory device and manufacturing method thereof |
US8124968B2 (en) * | 2008-06-26 | 2012-02-28 | Samsung Electronics Co., Ltd. | Non-volatile memory device |
Cited By (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9343145B2 (en) | 2008-01-15 | 2016-05-17 | Micron Technology, Inc. | Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices |
US11393530B2 (en) | 2008-01-15 | 2022-07-19 | Micron Technology, Inc. | Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices |
US10790020B2 (en) | 2008-01-15 | 2020-09-29 | Micron Technology, Inc. | Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices |
US10262734B2 (en) | 2008-01-15 | 2019-04-16 | Micron Technology, Inc. | Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices |
US9805792B2 (en) | 2008-01-15 | 2017-10-31 | Micron Technology, Inc. | Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices |
US9111788B2 (en) | 2008-06-18 | 2015-08-18 | Micron Technology, Inc. | Memory device constructions, memory cell forming methods, and semiconductor construction forming methods |
US9257430B2 (en) | 2008-06-18 | 2016-02-09 | Micron Technology, Inc. | Semiconductor construction forming methods |
US9559301B2 (en) | 2008-06-18 | 2017-01-31 | Micron Technology, Inc. | Methods of forming memory device constructions, methods of forming memory cells, and methods of forming semiconductor constructions |
US9343665B2 (en) | 2008-07-02 | 2016-05-17 | Micron Technology, Inc. | Methods of forming a non-volatile resistive oxide memory cell and methods of forming a non-volatile resistive oxide memory array |
US9666801B2 (en) | 2008-07-02 | 2017-05-30 | Micron Technology, Inc. | Methods of forming a non-volatile resistive oxide memory cell and methods of forming a non-volatile resistive oxide memory array |
US8710484B2 (en) | 2010-02-23 | 2014-04-29 | Panasonic Corporation | Method for manufacturing non-volatile memory device, non-volatile memory element, and non-volatile memory device |
US9887239B2 (en) | 2010-06-07 | 2018-02-06 | Micron Technology, Inc. | Memory arrays |
US9989616B2 (en) | 2010-06-07 | 2018-06-05 | Micron Technology, Inc. | Memory arrays |
US10859661B2 (en) | 2010-06-07 | 2020-12-08 | Micron Technology, Inc. | Memory arrays |
US10746835B1 (en) | 2010-06-07 | 2020-08-18 | Micron Technology, Inc. | Memory arrays |
US9412421B2 (en) | 2010-06-07 | 2016-08-09 | Micron Technology, Inc. | Memory arrays |
US9697873B2 (en) | 2010-06-07 | 2017-07-04 | Micron Technology, Inc. | Memory arrays |
US10656231B1 (en) | 2010-06-07 | 2020-05-19 | Micron Technology, Inc. | Memory Arrays |
US10613184B2 (en) | 2010-06-07 | 2020-04-07 | Micron Technology, Inc. | Memory arrays |
US10241185B2 (en) | 2010-06-07 | 2019-03-26 | Micron Technology, Inc. | Memory arrays |
US8976566B2 (en) | 2010-09-29 | 2015-03-10 | Micron Technology, Inc. | Electronic devices, memory devices and memory arrays |
US9406878B2 (en) | 2010-11-01 | 2016-08-02 | Micron Technology, Inc. | Resistive memory cells with two discrete layers of programmable material, methods of programming memory cells, and methods of forming memory cells |
US9454997B2 (en) | 2010-12-02 | 2016-09-27 | Micron Technology, Inc. | Array of nonvolatile memory cells having at least five memory cells per unit cell, having a plurality of the unit cells which individually comprise three elevational regions of programmable material, and/or having a continuous volume having a combination of a plurality of vertically oriented memory cells and a plurality of horizontally oriented memory cells; array of vertically stacked tiers of nonvolatile memory cells |
US9034710B2 (en) | 2010-12-27 | 2015-05-19 | Micron Technology, Inc. | Methods of forming a nonvolatile memory cell and methods of forming an array of nonvolatile memory cells |
US9257648B2 (en) | 2011-02-24 | 2016-02-09 | Micron Technology, Inc. | Memory cells, methods of forming memory cells, and methods of programming memory cells |
US9424920B2 (en) | 2011-02-24 | 2016-08-23 | Micron Technology, Inc. | Memory cells, methods of forming memory cells, and methods of programming memory cells |
US9184385B2 (en) | 2011-04-15 | 2015-11-10 | Micron Technology, Inc. | Arrays of nonvolatile memory cells and methods of forming arrays of nonvolatile memory cells |
US9741767B2 (en) * | 2015-06-10 | 2017-08-22 | SK Hynix Inc. | Electronic device |
US20160365384A1 (en) * | 2015-06-10 | 2016-12-15 | SK Hynix Inc. | Electronic device |
Also Published As
Publication number | Publication date |
---|---|
US20090321878A1 (en) | 2009-12-31 |
JP2010010688A (en) | 2010-01-14 |
CN101615656A (en) | 2009-12-30 |
US8124968B2 (en) | 2012-02-28 |
KR20100001260A (en) | 2010-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8124968B2 (en) | Non-volatile memory device | |
US9812505B2 (en) | Non-volatile memory device containing oxygen-scavenging material portions and method of making thereof | |
US10388867B2 (en) | Variable resistance memory devices | |
KR20230142413A (en) | Variable resistance memory device and method of forming the same | |
EP3607594B1 (en) | Resistive memory device including a lateral air gap around a memory element and method of making thereof | |
US7442602B2 (en) | Methods of fabricating phase change memory cells having a cell diode and a bottom electrode self-aligned with each other | |
JP6230229B2 (en) | Stacked RRAM with integrated transistor selector | |
US9893281B2 (en) | Semiconductor device and method of fabricating the same | |
TW201735270A (en) | Semiconductor memory devices and methods of manufacturing the same | |
US8890110B2 (en) | Vertical memory device and method of fabricating the same | |
US9704920B2 (en) | Resistive random access memory containing a steering element and a tunneling dielectric element | |
CN103325806A (en) | Variable resistance memory device and method for fabricating the same | |
US9018610B2 (en) | Resistive memory device and method of manufacturing the same | |
US11037992B2 (en) | Variable resistance memory device | |
US20140131655A1 (en) | Semiconductor memory devices and methods of fabricating the same | |
CN111477609A (en) | Variable resistance memory device | |
US20180019281A1 (en) | Variable resistance memory devices and methods of fabricating the same | |
US20200066978A1 (en) | Variable resistance memory device | |
US11665914B2 (en) | Three dimensional semiconductor memory devices | |
KR20170085409A (en) | Variable resistance memory Device and method of forming the same | |
US10971548B2 (en) | Variable resistance memory device including symmetrical memory cell arrangements and method of forming the same | |
US11322579B2 (en) | Metal-insulator-metal (MIM) capacitor and semiconductor device | |
US11177320B2 (en) | Variable resistance memory device and method of fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |