US20110248338A1 - Semiconductor device and method for fabricating the same - Google Patents

Semiconductor device and method for fabricating the same Download PDF

Info

Publication number
US20110248338A1
US20110248338A1 US13/165,634 US201113165634A US2011248338A1 US 20110248338 A1 US20110248338 A1 US 20110248338A1 US 201113165634 A US201113165634 A US 201113165634A US 2011248338 A1 US2011248338 A1 US 2011248338A1
Authority
US
United States
Prior art keywords
layer
gate
semiconductor device
interference
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/165,634
Inventor
Weon-Chul JEON
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Priority to US13/165,634 priority Critical patent/US20110248338A1/en
Publication of US20110248338A1 publication Critical patent/US20110248338A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure

Definitions

  • the present invention relates to a semiconductor device and a method for fabricating the same. More particularly, the present invention relates to a semiconductor device that reduces a passing gate effect and a method for fabricating the same.
  • a recess gate structure is introduced to increase the channel length by selectively etching a substrate.
  • FIG. 1A illustrates a top view of a typical semiconductor device.
  • FIG. 1B illustrates a cross-sectional view of the semiconductor device shown in FIG. 1A cut along a line X-X′.
  • a substrate 11 where isolation region and active region 13 are defined by an insulation layer 12 is selectively etched to form a recess pattern 14 .
  • a gate insulation layer 15 is formed over the recess pattern 14 .
  • Polysilicon layer 16 , tungsten layer 17 , and gate hard mask layer 18 are formed over a resultant structure including the recess pattern 14 .
  • a patterning process is performed thereon to form gate lines GL.
  • a plurality of gate lines GL are formed simultaneously crossing the isolation region and the active region 13 .
  • the gate lines GL crossing the active region 13 is called a main gate and the gate lines GL crossing the isolation region is called a passing gate.
  • the isolation layer 12 is etched during an etch process for forming the recess pattern 14 in the aforementioned typical method. Generally, the isolation layer 12 is etched down to approximately 2 ⁇ 3 to approximately 1 ⁇ 2 of the recess pattern 14 . The damage of the isolation layer 12 decreases the physical gap between the main gate and the passing gate (refer to ‘A’ area of FIG. 1B ). Thus, the described passing effect becomes more intense.
  • Embodiments of the present invention relate to a semiconductor device reducing a passing gate effect and a method for fabricating the same. This invention increases a physical gap between a main gate and a passing gate to reduce the passing gate effect.
  • a semiconductor device including a substrate where an isolation region and a plurality of active regions are defined, an anti-interference layer formed over the substrate in the isolation region, and a gate line simultaneously crossing the active region and the anti-interference layer.
  • a method for fabricating a semiconductor device includes forming an anti-interference pattern exposing a portion of a substrate in an active region over the substrate including an isolation region and an active region, forming a gate conductive layer over a resultant structure including the anti-interference pattern, forming a gate hard mask layer over the gate conductive layer, and selectively etching the gate hard mask layer, the gate conductive layer, and the anti-interference pattern to form a plurality of gate lines simultaneously crossing the isolation region and the active region.
  • FIG. 1A illustrates a top view of a typical semiconductor device.
  • FIG. 1B illustrates a cross-sectional view of the semiconductor device shown in FIG. 1A cut along a line X-X′.
  • FIG. 2 illustrates a cross-sectional view of a semiconductor device in accordance with an embodiment of the present invention, the cross-sectional view oriented as shown in FIG. 1A cut along the line X-X′.
  • FIGS. 3A to 3C illustrate cross-sectional views describing a method for fabricating the semiconductor device in accordance with an embodiment of the present invention.
  • Embodiments of the present invention relate to a semiconductor device for reducing a passing gate effect and a method for fabricating the same.
  • FIG. 2 illustrates a cross-sectional view of a semiconductor device in accordance with an embodiment of the present invention, the cross-sectional view oriented as shown in FIG. 1A cut along the line X-X′.
  • the semiconductor device in this invention includes a substrate 21 where a plurality of active regions 23 are defined by an isolation region 22 , an anti-interference layer 25 A formed over the substrate 21 , and a plurality of gate lines GL simultaneously crossing the active region 23 and the anti-interference layer 25 A.
  • the anti-interference layer 25 A increases a gap between a gate line crossing the active region 23 (i.e., a main gate) and a gate line crossing the isolation layer 22 (i.e., a passing gate), thereby reducing a passing gate effect.
  • the anti-interference layer 25 A may include any materials having an insulation characteristic and formed to have a thickness of approximately 100 ⁇ to approximately 1,000 ⁇ .
  • the anti-interference layer 25 A may include one selected from the group consisting of an oxide layer, a nitride layer, an oxynitride layer, a carbon (C) containing layer, and a combination thereof.
  • the oxide layer may include one of a silicon oxide (SiO 2 ) layer, a boron phosphorus silicate glass (BPSG) layer, a phosphorus silicate glass (PSG) layer, a tetra ethyle ortho silicate (TEOS) layer, an un-doped silicate glass (USG) layer, a spin on glass (SOD) layer, a high density plasma (HDP) layer, and a spin on dielectric (SOD) layer.
  • the nitride layer may include a silicon nitride (Si 3 N 4 ) layer and the C containing layer may include an amorphous carbon layer (ACL) or a carbon rich polymer layer.
  • the anti-interference layer 25 A may include a gate insulation layer formed between the passing gate and the substrate 21 in the isolation region 22 .
  • the gate lines GL simultaneously crossing the active region 23 and the anti-interference layer 25 A may further include a recess structure formed over the substrate 21 in the active region 23 .
  • the recess structure may be of a polygon type, a bulb type, or a saddle type.
  • the bulb type indicates a recess structure having a wider lower portion than an upper portion thereof. Generally, the lower portion has a round type.
  • the saddle type indicates a recess structure formed with a projection such as a fin at a bottom.
  • the gate lines GL may have a stack structure of a gate insulation layer 26 , a first gate conductive layer 27 , a second gate conductive layer 28 , and a gate hard mask layer 29 .
  • the gate insulation layer 26 may include a silicon oxide layer.
  • the first gate conductive layer 27 may include the gate insulation layer 26 , e.g., the silicon oxide layer or a polysilicon layer having good interfere characteristic.
  • the second gate conductive layer 28 may include one selected from the group consisting of a polysilicon layer, a metal layer (such as a tungsten layer or a nickel layer), a conductive metal nitride layer (such as a titanium nitride layer), a metal silicide layer (such as a tungsten silicide layer or a nickel silicide layer), and a combination thereof.
  • the gate hard mask layer 29 may include one selected from the group consisting of an oxide layer, nitride layer, nitride oxide layer, C containing layer, and a combination thereof.
  • the anti-interference layer 25 A is formed over the substrate 21 in the isolation region 22 where the gate lines GL is crossed.
  • the physical gap between the main gate and the passing gate increases to thereby reduce the passing gate effect.
  • FIGS. 3A to 3C illustrate cross-sectional views describing a method for fabricating the semiconductor device in accordance with an embodiment of the present invention.
  • a hard mask pattern including a pad oxide layer and a pad nitride layer is formed over the substrate 21 .
  • a trench is formed using the hard mask pattern as an etch barrier.
  • the insulation layer for isolation may include an oxide layer, e.g. an HDP layer or a SOD layer.
  • the insulation layer for isolation layer is planarized to expose the pad nitride layer, and then the hard mask pattern is removed to form an isolation layer.
  • the region where the isolation layer is formed is referred to as an isolation region 22 .
  • the other region of the substrate 21 excluding the isolation region is not formed is referred as an active region 23 .
  • the anti-interference layer is deposited on the substrate 21 with the isolation region 22 and active region 23 .
  • the insulation layer for anti-interference may include one selected from the group consisting of an oxide layer, nitride layer, oxynitride layer, C containing layer, and a combination thereof.
  • the isolation layer for anti-interference decreases a gap between a subsequent main gate and passing gate. Thus, the physical gap between the main gate and the passing gate is increased to thereby reduce the passing gate effect.
  • the isolation layer for anti-interference may also be used as an etch barrier during an etch process. When performing the etch process for forming the recess pattern, a portion of the insulation layer for anti-interference may be damaged. Thus, the insulation layer for anti-interference may have a thickness of more than approximately 100 ⁇ , e.g., a thickness of approximately 100 ⁇ to approximately 1,000 ⁇ .
  • An anti-interference pattern 25 is formed to expose a portion of the substrate 21 by selectively etching the insulation layer for anti-interference.
  • a recess pattern 24 is formed by etching the substrate 21 in the active region 23 using the anti-interference pattern 25 as an etch barrier.
  • the recess structure may be one selected from the group consisting of a polygon, a bulb type, and a saddle type.
  • a gate insulation layer 26 is formed over the substrate 21 in the active region 23 exposed by the anti-interference pattern 25 .
  • the gate insulation layer 26 can be formed through a thermal oxidation process and include a SiO 2 layer.
  • a first gate conductive layer 27 is formed over a resultant structure including the gate insulation layer 26 .
  • the first gate conductive layer 27 may be a polysilicon layer having fine interface characteristic with the gate insulation layer 26 , e.g., the silicon oxide layer.
  • the first gate conductive layer 27 is planarized to remove a height difference thereof formed by the anti-interference pattern 25 . As a result, a first gate conductive pattern 27 A is formed.
  • the planarization process is performed using a chemical mechanical polishing (CMP) method.
  • a second gate conductive layer 28 is formed over the first gate conductive pattern 27 A.
  • the second gate conductive layer 28 may include one selected from the group consisting of a polysilicon layer, a metal layer (such as a tungsten layer or a nickel layer), a conductive metal nitride layer (such as a titanium nitride layer), a metal silicide layer such as a tungsten silicide layer or a nickel silicide layer, and a combination thereof.
  • a gate hard mask layer 29 is formed over the second gate conductive layer 28 .
  • the gate hard mask layer 29 may include one selected from the group consisting of an oxide layer, nitride layer, nitride oxide layer, C containing layer, and a combination thereof.
  • a hard mask pattern is formed over the gate hard mask layer 29 .
  • the gate hard mask layer 29 , second gate conductive layer 28 , first gate conductive pattern 27 A, and anti-interference layer 25 are etched to form a plurality of gate lines simultaneously crossing the isolation region 22 and active region 23 .
  • the gate line crossing the isolation region 22 includes the anti-interference pattern 25 A formed over the substrate 21 . That is, an anti-interference pattern 25 A is formed between the passing gate and the substrate 21 .
  • the physical gap between the main gate and passing gate is increased. Thus, the passing gate effect is reduced.
  • the gate line crossing the isolation region includes the anti-interference pattern formed over the substrate.

Abstract

A semiconductor device includes a substrate where an isolation region and an active region are defined, an anti-interference layer formed over the substrate in the isolation region, and a gate line simultaneously crossing the active region and the anti-interference layer.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • The present invention is a divisional of U.S. patent application Ser. No. 12/165,145, filed on Jun. 30, 2008, which claims priority of Korean patent application number 2007-0104068, filed on Oct. 16, 2007, both of which are incorporated by reference in their entirety.
    • BACKGROUND OF THE INVENTION
  • The present invention relates to a semiconductor device and a method for fabricating the same. More particularly, the present invention relates to a semiconductor device that reduces a passing gate effect and a method for fabricating the same.
  • As semiconductors become highly integrated, electric characteristics such as a threshold voltage and a refresh rate requires an increase when a channel dimension decreases. Thus, a recess gate structure is introduced to increase the channel length by selectively etching a substrate.
  • FIG. 1A illustrates a top view of a typical semiconductor device.
  • FIG. 1B illustrates a cross-sectional view of the semiconductor device shown in FIG. 1A cut along a line X-X′.
  • Referring to FIGS. 1A and 1B, a substrate 11 where isolation region and active region 13 are defined by an insulation layer 12 is selectively etched to form a recess pattern 14. A gate insulation layer 15 is formed over the recess pattern 14. Polysilicon layer 16, tungsten layer 17, and gate hard mask layer 18 are formed over a resultant structure including the recess pattern 14. Then, a patterning process is performed thereon to form gate lines GL. Thus, a plurality of gate lines GL are formed simultaneously crossing the isolation region and the active region 13. The gate lines GL crossing the active region 13 is called a main gate and the gate lines GL crossing the isolation region is called a passing gate.
  • However, as semiconductor devices become highly integrated, a physical gap between the main gate and the passing gate decreases. Thus, a threshold of the main gate changes and a parasitic capacitance between the main gate and the passing gate increases due to a bias applied to the passing gate. That is, the passing gate effect occurs.
  • Furthermore, a portion of the isolation layer 12 is etched during an etch process for forming the recess pattern 14 in the aforementioned typical method. Generally, the isolation layer 12 is etched down to approximately ⅔ to approximately ½ of the recess pattern 14. The damage of the isolation layer 12 decreases the physical gap between the main gate and the passing gate (refer to ‘A’ area of FIG. 1B). Thus, the described passing effect becomes more intense.
    • SUMMARY OF THE INVENTION
  • Embodiments of the present invention relate to a semiconductor device reducing a passing gate effect and a method for fabricating the same. This invention increases a physical gap between a main gate and a passing gate to reduce the passing gate effect.
  • In accordance with an aspect of the present invention, there is provided a semiconductor device including a substrate where an isolation region and a plurality of active regions are defined, an anti-interference layer formed over the substrate in the isolation region, and a gate line simultaneously crossing the active region and the anti-interference layer.
  • In accordance with another aspect of the present invention, there is provided a method for fabricating a semiconductor device. The method includes forming an anti-interference pattern exposing a portion of a substrate in an active region over the substrate including an isolation region and an active region, forming a gate conductive layer over a resultant structure including the anti-interference pattern, forming a gate hard mask layer over the gate conductive layer, and selectively etching the gate hard mask layer, the gate conductive layer, and the anti-interference pattern to form a plurality of gate lines simultaneously crossing the isolation region and the active region.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1A illustrates a top view of a typical semiconductor device.
  • FIG. 1B illustrates a cross-sectional view of the semiconductor device shown in FIG. 1A cut along a line X-X′.
  • FIG. 2 illustrates a cross-sectional view of a semiconductor device in accordance with an embodiment of the present invention, the cross-sectional view oriented as shown in FIG. 1A cut along the line X-X′.
  • FIGS. 3A to 3C illustrate cross-sectional views describing a method for fabricating the semiconductor device in accordance with an embodiment of the present invention.
    •  DESCRIPTION OF SPECIFIC EMBODIMENTS
  • Embodiments of the present invention relate to a semiconductor device for reducing a passing gate effect and a method for fabricating the same.
  • FIG. 2 illustrates a cross-sectional view of a semiconductor device in accordance with an embodiment of the present invention, the cross-sectional view oriented as shown in FIG. 1A cut along the line X-X′.
  • Referring to FIG. 2, the semiconductor device in this invention includes a substrate 21 where a plurality of active regions 23 are defined by an isolation region 22, an anti-interference layer 25A formed over the substrate 21, and a plurality of gate lines GL simultaneously crossing the active region 23 and the anti-interference layer 25A.
  • The anti-interference layer 25A increases a gap between a gate line crossing the active region 23 (i.e., a main gate) and a gate line crossing the isolation layer 22 (i.e., a passing gate), thereby reducing a passing gate effect. The anti-interference layer 25A may include any materials having an insulation characteristic and formed to have a thickness of approximately 100 Å to approximately 1,000 Å.
  • For instance, the anti-interference layer 25A may include one selected from the group consisting of an oxide layer, a nitride layer, an oxynitride layer, a carbon (C) containing layer, and a combination thereof. The oxide layer may include one of a silicon oxide (SiO2) layer, a boron phosphorus silicate glass (BPSG) layer, a phosphorus silicate glass (PSG) layer, a tetra ethyle ortho silicate (TEOS) layer, an un-doped silicate glass (USG) layer, a spin on glass (SOD) layer, a high density plasma (HDP) layer, and a spin on dielectric (SOD) layer. The nitride layer may include a silicon nitride (Si3N4) layer and the C containing layer may include an amorphous carbon layer (ACL) or a carbon rich polymer layer.
  • Although not shown, the anti-interference layer 25A may include a gate insulation layer formed between the passing gate and the substrate 21 in the isolation region 22.
  • The gate lines GL simultaneously crossing the active region 23 and the anti-interference layer 25A may further include a recess structure formed over the substrate 21 in the active region 23. The recess structure may be of a polygon type, a bulb type, or a saddle type. The bulb type indicates a recess structure having a wider lower portion than an upper portion thereof. Generally, the lower portion has a round type. The saddle type indicates a recess structure formed with a projection such as a fin at a bottom.
  • The gate lines GL may have a stack structure of a gate insulation layer 26, a first gate conductive layer 27, a second gate conductive layer 28, and a gate hard mask layer 29. The gate insulation layer 26 may include a silicon oxide layer. The first gate conductive layer 27 may include the gate insulation layer 26, e.g., the silicon oxide layer or a polysilicon layer having good interfere characteristic. The second gate conductive layer 28 may include one selected from the group consisting of a polysilicon layer, a metal layer (such as a tungsten layer or a nickel layer), a conductive metal nitride layer (such as a titanium nitride layer), a metal silicide layer (such as a tungsten silicide layer or a nickel silicide layer), and a combination thereof. The gate hard mask layer 29 may include one selected from the group consisting of an oxide layer, nitride layer, nitride oxide layer, C containing layer, and a combination thereof.
  • As described, the anti-interference layer 25A is formed over the substrate 21 in the isolation region 22 where the gate lines GL is crossed. Thus, the physical gap between the main gate and the passing gate increases to thereby reduce the passing gate effect.
  • FIGS. 3A to 3C illustrate cross-sectional views describing a method for fabricating the semiconductor device in accordance with an embodiment of the present invention.
  • Referring to FIG. 3A, a hard mask pattern including a pad oxide layer and a pad nitride layer is formed over the substrate 21. A trench is formed using the hard mask pattern as an etch barrier.
  • Sidewall oxide layer, liner nitride layer, and liner oxide layer are formed on a surface of the trench. Thus, an insulation layer for isolation is gap filled in the trench. The insulation layer for isolation may include an oxide layer, e.g. an HDP layer or a SOD layer.
  • The insulation layer for isolation layer is planarized to expose the pad nitride layer, and then the hard mask pattern is removed to form an isolation layer.
  • The region where the isolation layer is formed is referred to as an isolation region 22. The other region of the substrate 21 excluding the isolation region is not formed is referred as an active region 23. The anti-interference layer is deposited on the substrate 21 with the isolation region 22 and active region 23. The insulation layer for anti-interference may include one selected from the group consisting of an oxide layer, nitride layer, oxynitride layer, C containing layer, and a combination thereof.
  • The isolation layer for anti-interference decreases a gap between a subsequent main gate and passing gate. Thus, the physical gap between the main gate and the passing gate is increased to thereby reduce the passing gate effect. The isolation layer for anti-interference may also be used as an etch barrier during an etch process. When performing the etch process for forming the recess pattern, a portion of the insulation layer for anti-interference may be damaged. Thus, the insulation layer for anti-interference may have a thickness of more than approximately 100 Å, e.g., a thickness of approximately 100 Å to approximately 1,000 Å. An anti-interference pattern 25 is formed to expose a portion of the substrate 21 by selectively etching the insulation layer for anti-interference.
  • Referring to FIG. 3B, a recess pattern 24 is formed by etching the substrate 21 in the active region 23 using the anti-interference pattern 25 as an etch barrier.
  • The recess structure may be one selected from the group consisting of a polygon, a bulb type, and a saddle type.
  • A gate insulation layer 26 is formed over the substrate 21 in the active region 23 exposed by the anti-interference pattern 25. The gate insulation layer 26 can be formed through a thermal oxidation process and include a SiO2 layer.
  • A first gate conductive layer 27 is formed over a resultant structure including the gate insulation layer 26. The first gate conductive layer 27 may be a polysilicon layer having fine interface characteristic with the gate insulation layer 26, e.g., the silicon oxide layer.
  • The first gate conductive layer 27 is planarized to remove a height difference thereof formed by the anti-interference pattern 25. As a result, a first gate conductive pattern 27A is formed. The planarization process is performed using a chemical mechanical polishing (CMP) method.
  • Referring to FIG. 3C, a second gate conductive layer 28 is formed over the first gate conductive pattern 27A. The second gate conductive layer 28 may include one selected from the group consisting of a polysilicon layer, a metal layer (such as a tungsten layer or a nickel layer), a conductive metal nitride layer (such as a titanium nitride layer), a metal silicide layer such as a tungsten silicide layer or a nickel silicide layer, and a combination thereof.
  • A gate hard mask layer 29 is formed over the second gate conductive layer 28. The gate hard mask layer 29 may include one selected from the group consisting of an oxide layer, nitride layer, nitride oxide layer, C containing layer, and a combination thereof.
  • A hard mask pattern is formed over the gate hard mask layer 29. The gate hard mask layer 29, second gate conductive layer 28, first gate conductive pattern 27A, and anti-interference layer 25 are etched to form a plurality of gate lines simultaneously crossing the isolation region 22 and active region 23.
  • The gate line crossing the isolation region 22 includes the anti-interference pattern 25A formed over the substrate 21. That is, an anti-interference pattern 25A is formed between the passing gate and the substrate 21. The physical gap between the main gate and passing gate is increased. Thus, the passing gate effect is reduced.
  • In this invention, the gate line crossing the isolation region includes the anti-interference pattern formed over the substrate. Thus, the physical gap between the main gate and passing gate is increased and the passing gate effect is reduced.
  • While the present invention has been described with respect to the specific embodiments, the above embodiments of the present invention are illustrative and not limitative. It will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.

Claims (7)

1. A semiconductor device, comprising:
a substrate defining an isolation region and an active region;
an anti-interference layer formed over the substrate in the isolation region; and
a gate line crossing the active region and the anti-interference layer.
2. The semiconductor device of claim 1, wherein the anti-interference layer includes one selected from the group consisting of an oxide layer, a nitride layer, an oxynitride layer, a carbon (C) containing layer, and a combination thereof.
3. The semiconductor device of claim 1, wherein the anti-interference layer has a thickness of approximately 100 Å to approximately 1,000 Å.
4. The semiconductor device of claim 1, wherein the gate line further includes a recess structure.
5. The semiconductor device of claim 4, wherein the recess structure is of one selected from the group consisting of a polygon type, a bulb type, and a saddle type
6. The semiconductor device of claim 1, wherein the gate line includes:
a gate insulation layer formed over the substrate;
a gate conductive layer formed over the gate insulation layer and including a polysilicon layer; and
a gate hard mask layer formed over the gate conductive layer.
7.-13. (canceled)
US13/165,634 2007-10-16 2011-06-21 Semiconductor device and method for fabricating the same Abandoned US20110248338A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/165,634 US20110248338A1 (en) 2007-10-16 2011-06-21 Semiconductor device and method for fabricating the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR1020070104068A KR100942983B1 (en) 2007-10-16 2007-10-16 Semiconductor device and method for manufacturing the same
KR10-2007-0104068 2007-10-16
US12/165,145 US7964488B2 (en) 2007-10-16 2008-06-30 Semiconductor device and method for fabricating the same
US13/165,634 US20110248338A1 (en) 2007-10-16 2011-06-21 Semiconductor device and method for fabricating the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/165,145 Division US7964488B2 (en) 2007-10-16 2008-06-30 Semiconductor device and method for fabricating the same

Publications (1)

Publication Number Publication Date
US20110248338A1 true US20110248338A1 (en) 2011-10-13

Family

ID=40533365

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/165,145 Expired - Fee Related US7964488B2 (en) 2007-10-16 2008-06-30 Semiconductor device and method for fabricating the same
US13/165,634 Abandoned US20110248338A1 (en) 2007-10-16 2011-06-21 Semiconductor device and method for fabricating the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/165,145 Expired - Fee Related US7964488B2 (en) 2007-10-16 2008-06-30 Semiconductor device and method for fabricating the same

Country Status (2)

Country Link
US (2) US7964488B2 (en)
KR (1) KR100942983B1 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060234437A1 (en) * 2004-02-11 2006-10-19 Dong-Hyun Kim Recessed-type field effect transistor with reduced body effect
US20070072365A1 (en) * 2005-09-26 2007-03-29 Jin-Jun Park Methods of forming a recessed gate

Family Cites Families (91)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4128136A (en) * 1977-12-09 1978-12-05 Lamage Limited Drill bit
US4255165A (en) * 1978-12-22 1981-03-10 General Electric Company Composite compact of interleaved polycrystalline particles and cemented carbide masses
US5028177A (en) * 1984-03-26 1991-07-02 Eastman Christensen Company Multi-component cutting element using triangular, rectangular and higher order polyhedral-shaped polycrystalline diamond disks
EP0156235B1 (en) * 1984-03-26 1989-05-24 Eastman Christensen Company Multi-component cutting element using consolidated rod-like polycrystalline diamond
US5199832A (en) * 1984-03-26 1993-04-06 Meskin Alexander K Multi-component cutting element using polycrystalline diamond disks
US4726718A (en) * 1984-03-26 1988-02-23 Eastman Christensen Co. Multi-component cutting element using triangular, rectangular and higher order polyhedral-shaped polycrystalline diamond disks
US4991670A (en) * 1984-07-19 1991-02-12 Reed Tool Company, Ltd. Rotary drill bit for use in drilling holes in subsurface earth formations
GB8418481D0 (en) * 1984-07-19 1984-08-22 Nl Petroleum Prod Rotary drill bits
US4592433A (en) * 1984-10-04 1986-06-03 Strata Bit Corporation Cutting blank with diamond strips in grooves
US4694918A (en) * 1985-04-29 1987-09-22 Smith International, Inc. Rock bit with diamond tip inserts
US4676124A (en) * 1986-07-08 1987-06-30 Dresser Industries, Inc. Drag bit with improved cutter mount
US5030276A (en) * 1986-10-20 1991-07-09 Norton Company Low pressure bonding of PCD bodies and method
US5116568A (en) * 1986-10-20 1992-05-26 Norton Company Method for low pressure bonding of PCD bodies
US4828436A (en) * 1987-09-29 1989-05-09 Briese Leonard A Cutting tool cartridge arrangement
US4883132A (en) * 1987-10-13 1989-11-28 Eastman Christensen Drag bit for drilling in plastic formation with maximum chip clearance and hydraulic for direct chip impingement
GB2212190B (en) * 1987-11-12 1991-12-11 Reed Tool Co Improvements in cutting structures for rotary drill bits
US4850523A (en) * 1988-02-22 1989-07-25 General Electric Company Bonding of thermally stable abrasive compacts to carbide supports
US4913247A (en) * 1988-06-09 1990-04-03 Eastman Christensen Company Drill bit having improved cutter configuration
EP0352895B1 (en) * 1988-06-28 1993-03-03 Camco Drilling Group Limited Cutting elements for rotary drill bits
GB2234542B (en) * 1989-08-04 1993-03-31 Reed Tool Co Improvements in or relating to cutting elements for rotary drill bits
US5025873A (en) * 1989-09-29 1991-06-25 Baker Hughes Incorporated Self-renewing multi-element cutting structure for rotary drag bit
US5049164A (en) * 1990-01-05 1991-09-17 Norton Company Multilayer coated abrasive element for bonding to a backing
US5147001A (en) * 1990-03-06 1992-09-15 Norton Company Drill bit cutting array having discontinuities therein
SE9002137D0 (en) * 1990-06-15 1990-06-15 Diamant Boart Stratabit Sa IMPROVED TOOLS FOR CUTTING ROCK DRILLING
US5119714A (en) * 1991-03-01 1992-06-09 Hughes Tool Company Rotary rock bit with improved diamond filled compacts
US5238074A (en) * 1992-01-06 1993-08-24 Baker Hughes Incorporated Mosaic diamond drag bit cutter having a nonuniform wear pattern
US5282513A (en) * 1992-02-04 1994-02-01 Smith International, Inc. Thermally stable polycrystalline diamond drill bit
US5437343A (en) * 1992-06-05 1995-08-01 Baker Hughes Incorporated Diamond cutters having modified cutting edge geometry and drill bit mounting arrangement therefor
US5379854A (en) * 1993-08-17 1995-01-10 Dennis Tool Company Cutting element for drill bits
US5435403A (en) * 1993-12-09 1995-07-25 Baker Hughes Incorporated Cutting elements with enhanced stiffness and arrangements thereof on earth boring drill bits
GB2298665B (en) * 1995-03-08 1998-11-04 Camco Drilling Group Ltd Improvements in or relating to cutter assemblies for rotary drill bits
GB9508892D0 (en) * 1995-05-02 1995-06-21 Camco Drilling Group Ltd Improvements in or relating to cutting elements for rotary drill bits
US5755299A (en) * 1995-08-03 1998-05-26 Dresser Industries, Inc. Hardfacing with coated diamond particles
US5667028A (en) * 1995-08-22 1997-09-16 Smith International, Inc. Multiple diamond layer polycrystalline diamond composite cutters
US5706906A (en) * 1996-02-15 1998-01-13 Baker Hughes Incorporated Superabrasive cutting element with enhanced durability and increased wear life, and apparatus so equipped
US5924501A (en) * 1996-02-15 1999-07-20 Baker Hughes Incorporated Predominantly diamond cutting structures for earth boring
US6571891B1 (en) * 1996-04-17 2003-06-03 Baker Hughes Incorporated Web cutter
US6068071A (en) * 1996-05-23 2000-05-30 U.S. Synthetic Corporation Cutter with polycrystalline diamond layer and conic section profile
US5979571A (en) * 1996-09-27 1999-11-09 Baker Hughes Incorporated Combination milling tool and drill bit
US5967249A (en) * 1997-02-03 1999-10-19 Baker Hughes Incorporated Superabrasive cutters with structure aligned to loading and method of drilling
US5881830A (en) * 1997-02-14 1999-03-16 Baker Hughes Incorporated Superabrasive drill bit cutting element with buttress-supported planar chamfer
US5871060A (en) * 1997-02-20 1999-02-16 Jensen; Kenneth M. Attachment geometry for non-planar drill inserts
US5979578A (en) * 1997-06-05 1999-11-09 Smith International, Inc. Multi-layer, multi-grade multiple cutting surface PDC cutter
US5979579A (en) * 1997-07-11 1999-11-09 U.S. Synthetic Corporation Polycrystalline diamond cutter with enhanced durability
US5975811A (en) * 1997-07-31 1999-11-02 Briese Industrial Technologies, Inc. Cutting insert cartridge arrangement
US6672406B2 (en) * 1997-09-08 2004-01-06 Baker Hughes Incorporated Multi-aggressiveness cuttting face on PDC cutters and method of drilling subterranean formations
US6202771B1 (en) * 1997-09-23 2001-03-20 Baker Hughes Incorporated Cutting element with controlled superabrasive contact area, drill bits so equipped
US6102140A (en) * 1998-01-16 2000-08-15 Dresser Industries, Inc. Inserts and compacts having coated or encrusted diamond particles
CA2261495A1 (en) * 1998-03-13 1999-09-13 Praful C. Desai Method for milling casing and drilling formation
US6193001B1 (en) * 1998-03-25 2001-02-27 Smith International, Inc. Method for forming a non-uniform interface adjacent ultra hard material
US6003623A (en) * 1998-04-24 1999-12-21 Dresser Industries, Inc. Cutters and bits for terrestrial boring
US6412580B1 (en) * 1998-06-25 2002-07-02 Baker Hughes Incorporated Superabrasive cutter with arcuate table-to-substrate interfaces
US6241036B1 (en) * 1998-09-16 2001-06-05 Baker Hughes Incorporated Reinforced abrasive-impregnated cutting elements, drill bits including same
US6315066B1 (en) * 1998-09-18 2001-11-13 Mahlon Denton Dennis Microwave sintered tungsten carbide insert featuring thermally stable diamond or grit diamond reinforcement
US6401844B1 (en) * 1998-12-03 2002-06-11 Baker Hughes Incorporated Cutter with complex superabrasive geometry and drill bits so equipped
US6220375B1 (en) * 1999-01-13 2001-04-24 Baker Hughes Incorporated Polycrystalline diamond cutters having modified residual stresses
US6216805B1 (en) * 1999-07-12 2001-04-17 Baker Hughes Incorporated Dual grade carbide substrate for earth-boring drill bit cutting elements, drill bits so equipped, and methods
KR100535030B1 (en) * 1999-12-24 2005-12-07 주식회사 하이닉스반도체 Fabricating method for semiconductor device
DE60140617D1 (en) * 2000-09-20 2010-01-07 Camco Int Uk Ltd POLYCRYSTALLINE DIAMOND WITH A SURFACE ENRICHED ON CATALYST MATERIAL
US6823952B1 (en) * 2000-10-26 2004-11-30 Smith International, Inc. Structure for polycrystalline diamond insert drill bit body
ATE493559T1 (en) * 2002-10-30 2011-01-15 Element Six Pty Ltd TOOL USE
US7594553B2 (en) * 2002-10-30 2009-09-29 Klaus Tank Composite tool insert
US20060032677A1 (en) * 2003-02-12 2006-02-16 Smith International, Inc. Novel bits and cutting structures
US6935444B2 (en) * 2003-02-24 2005-08-30 Baker Hughes Incorporated Superabrasive cutting elements with cutting edge geometry having enhanced durability, method of producing same, and drill bits so equipped
KR100511045B1 (en) * 2003-07-14 2005-08-30 삼성전자주식회사 Integration method of a semiconductor device having a recessed gate electrode
KR100558544B1 (en) * 2003-07-23 2006-03-10 삼성전자주식회사 Recess gate transistor structure and method therefore
KR100500472B1 (en) * 2003-10-13 2005-07-12 삼성전자주식회사 Recess gate transistor structure and method therefore
KR100500473B1 (en) * 2003-10-22 2005-07-12 삼성전자주식회사 Recess gate transistor structure for use in semiconductor device and method thereof
US7395882B2 (en) * 2004-02-19 2008-07-08 Baker Hughes Incorporated Casing and liner drilling bits
CA2489187C (en) * 2003-12-05 2012-08-28 Smith International, Inc. Thermally-stable polycrystalline diamond materials and compacts
US7458338B2 (en) * 2004-05-03 2008-12-02 Adam's Specialty Products, Llc Animal feeder apparatus
US7608333B2 (en) * 2004-09-21 2009-10-27 Smith International, Inc. Thermally stable diamond polycrystalline diamond constructions
GB0423597D0 (en) * 2004-10-23 2004-11-24 Reedhycalog Uk Ltd Dual-edge working surfaces for polycrystalline diamond cutting elements
US7350601B2 (en) * 2005-01-25 2008-04-01 Smith International, Inc. Cutting elements formed from ultra hard materials having an enhanced construction
GB2454122B (en) * 2005-02-08 2009-07-08 Smith International Thermally stable polycrystalline diamond cutting elements and bits incorporating the same
US7694757B2 (en) * 2005-02-23 2010-04-13 Smith International, Inc. Thermally stable polycrystalline diamond materials, cutting elements incorporating the same and bits incorporating such cutting elements
US7740090B2 (en) * 2005-04-04 2010-06-22 Smith International, Inc. Stress relief feature on PDC cutter
US7487849B2 (en) * 2005-05-16 2009-02-10 Radtke Robert P Thermally stable diamond brazing
US7493973B2 (en) * 2005-05-26 2009-02-24 Smith International, Inc. Polycrystalline diamond materials having improved abrasion resistance, thermal stability and impact resistance
US7377341B2 (en) * 2005-05-26 2008-05-27 Smith International, Inc. Thermally stable ultra-hard material compact construction
KR100714314B1 (en) * 2005-06-30 2007-05-02 주식회사 하이닉스반도체 Method for manufacturing semiconductor device
US20070235230A1 (en) * 2005-12-20 2007-10-11 Bruno Cuillier PDC cutter for high compressive strength and highly abrasive formations
WO2007089590A2 (en) * 2006-01-26 2007-08-09 University Of Utah Research Foundation Polycrystalline abrasive composite cutter
US7628234B2 (en) * 2006-02-09 2009-12-08 Smith International, Inc. Thermally stable ultra-hard polycrystalline materials and compacts
US7998573B2 (en) * 2006-12-21 2011-08-16 Us Synthetic Corporation Superabrasive compact including diamond-silicon carbide composite, methods of fabrication thereof, and applications therefor
KR100801746B1 (en) * 2006-12-29 2008-02-11 주식회사 하이닉스반도체 Method for manufacturing semiconductor device having bulb-type recessed channel
WO2008118532A2 (en) * 2007-01-30 2008-10-02 Fiore Industries, Inc. Method and apparatus for remotely disabling vechicles
US7942219B2 (en) * 2007-03-21 2011-05-17 Smith International, Inc. Polycrystalline diamond constructions having improved thermal stability
US9259803B2 (en) * 2007-11-05 2016-02-16 Baker Hughes Incorporated Methods and apparatuses for forming cutting elements having a chamfered edge for earth-boring tools
RU2012103935A (en) * 2009-07-08 2013-08-20 Бейкер Хьюз Инкорпорейтед CUTTING ELEMENT AND METHOD FOR ITS FORMATION
BR112012000535A2 (en) * 2009-07-08 2019-09-24 Baker Hughes Incorporatled cutting element for a drill bit used for drilling underground formations

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060234437A1 (en) * 2004-02-11 2006-10-19 Dong-Hyun Kim Recessed-type field effect transistor with reduced body effect
US20070072365A1 (en) * 2005-09-26 2007-03-29 Jin-Jun Park Methods of forming a recessed gate

Also Published As

Publication number Publication date
KR20090038658A (en) 2009-04-21
KR100942983B1 (en) 2010-02-17
US20090096057A1 (en) 2009-04-16
US7964488B2 (en) 2011-06-21

Similar Documents

Publication Publication Date Title
US20210134808A1 (en) Semiconductor device with air gap and method for fabricating the same
US9966267B2 (en) Semiconductor device having vertical channels and method of manufacturing the same
TWI249774B (en) Forming method of self-aligned contact for semiconductor device
US7442607B2 (en) Method of manufacturing transistor having recessed channel
KR100625126B1 (en) Semiconductor device and method of manufacturing the same
US7230270B2 (en) Self-aligned double gate device and method for forming same
KR20060081561A (en) Method for forming self-aligned contact plug of semiconductor device
CN105321925A (en) Metal line structure and method
US8530975B2 (en) Semiconductor device with gate edge protrusion
US6930040B2 (en) Method of forming a contact on a silicon-on-insulator wafer
CN101197369A (en) Lateral MOS transistor and method for manufacturing thereof
CN111463167A (en) Semiconductor device and method for manufacturing the same
US7964488B2 (en) Semiconductor device and method for fabricating the same
US6498081B2 (en) Method of manufacturing self-aligned contact hole
US9012982B2 (en) Recessed transistor and method of manufacturing the same
US11791203B2 (en) Semiconductor device including metal interconnections having sidewall spacers thereon, and method for fabricating the same
KR100307968B1 (en) Method of forming interlevel dielectric layers of semiconductor device provided with plug-poly
KR100925026B1 (en) Method for manufacturing semiconductor device
KR20110024480A (en) Method for fabricating semiconductor device
KR20070013726A (en) Method of forming a recessed channel transistor
KR20060072442A (en) Method for manufacturing semiconductor device
KR20030000949A (en) Method for etching a self align contact of semiconductor device
JP2003037111A (en) Semiconductor device
KR20070016371A (en) Method for forming transistor with recess channel
KR20090045498A (en) Semiconductor device and method for manufacturing the same

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION