US20110215376A1 - Pre-gate, source/drain strain layer formation - Google Patents
Pre-gate, source/drain strain layer formation Download PDFInfo
- Publication number
- US20110215376A1 US20110215376A1 US12/719,312 US71931210A US2011215376A1 US 20110215376 A1 US20110215376 A1 US 20110215376A1 US 71931210 A US71931210 A US 71931210A US 2011215376 A1 US2011215376 A1 US 2011215376A1
- Authority
- US
- United States
- Prior art keywords
- strain
- layer
- channel region
- producing
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000015572 biosynthetic process Effects 0.000 title 1
- 238000000034 method Methods 0.000 claims abstract description 69
- 239000012212 insulator Substances 0.000 claims abstract description 34
- 239000004020 conductor Substances 0.000 claims abstract description 26
- 239000000758 substrate Substances 0.000 claims abstract description 14
- 238000002955 isolation Methods 0.000 claims description 15
- 229910052710 silicon Inorganic materials 0.000 claims description 13
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 9
- 238000005498 polishing Methods 0.000 claims description 4
- 230000008569 process Effects 0.000 description 20
- 239000012535 impurity Substances 0.000 description 15
- 239000000463 material Substances 0.000 description 15
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 12
- 239000010703 silicon Substances 0.000 description 12
- 238000004519 manufacturing process Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 10
- 125000006850 spacer group Chemical group 0.000 description 9
- 239000002210 silicon-based material Substances 0.000 description 5
- 239000003989 dielectric material Substances 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- 239000011810 insulating material Substances 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 230000002708 enhancing effect Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 230000001965 increasing effect Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000927 Ge alloy Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910003811 SiGeC Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- -1 e.g. Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66651—Lateral single gate silicon transistors with a single crystalline channel formed on the silicon substrate after insulating device isolation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7849—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being provided under the channel
Definitions
- one method herein produces a transistor.
- the method shown in FIG. 2 patterns STI regions within the silicon base layer 104 , as discussed above.
- the method then recesses the silicon base layer 104 and forms (grows) a strain producing layer 106 within the recess.
- the method shown in FIG. 2 then removes at least one portion of the strain producing layer 106 to create at least one recess 120 in the strain producing layer 106 . This leaves first and second portions of the strain producing layer 106 on the substrate 100 .
- the first and second portions of the strain producing layer 106 comprise source and drain stressor regions 106 of the transistor.
- the embodiments herein provide pre-gate eSiGe integration schemes which form the eSiGe structure using epitaxial growth that is performed before the gate is formed. These processes eliminate the epitaxial fill height-dependent device variability and allow the silicon channel surface to relax, increasing the channel strain and device performance. This also allows negative-proximity P-type field effect transistor (PFET) to produce higher stress. Further, embodiments herein allow the eSiGe vertical composition gradient to be adjusted independently of the horizontal composition gradient, enhancing channel strain.
- PFET negative-proximity P-type field effect transistor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
- The present invention relates to transistor devices and methods of forming thereof, and more specifically, to methods that form transistors using embedded stressors that can be, but not limited to, silicon germanium for PFET or silicon carbon for NFET. Embedded SiGe (eSiGe) or SiC source/drain regions have been found to dramatically improve channel mobility and are commonly used as a performance enhancement within transistor devices. The integration scheme described below offers several key enhancements, allowing for improved device performance and control.
- According to one embodiment of the present invention, a method is proposed that produces a transistor. The method forms a strain-producing layer on a base layer and then removes at least one portion of the strain-producing layer to create at least one opening in the strain-producing layer. This leaves first and second portions of the strain-producing layer on the substrate. The first and second portions of the strain-producing layer comprise source and drain stressor regions of the transistor. The method then grows a channel region in the opening of the strain-producing layer from the base layer, forms a gate insulator on the channel region, and forms a gate conductor on the gate insulator (after forming the source and drain stressor regions, the channel region, and the gate insulator).
- In another embodiment, a method produces a transistor by first forming a strain-producing layer on a base layer and then removing at least one portion of the strain-producing layer to create at least one opening in the strain-producing layer and leave first and second portions of the strain-producing layer on the substrate. The first and second portions of the strain-producing layer again comprise source and drain stressor regions of the transistor. In contrast to the previous embodiment, this embodiment grows a non-uniform channel region in the opening of the strain-producing layer from the base layer. Then, the method forms a gate insulator on the channel region and forms a gate conductor on the gate insulator after forming the source and drain stressor regions, the channel region, and the gate insulator.
- In a further embodiment of the present invention, a method produces a transistor. The method forms a strain-producing layer on a base layer and then removes at least one portion of the strain-producing layer to create at least one opening in the strain-producing layer. This leaves first and second portions of the strain-producing layer on the substrate. The first and second portions of the strain-producing layer comprise source and drain stressor regions of the transistor. The method then grows a channel region in the opening of the strain-producing layer from the base layer, grows an additional channel region comprising carbon and germanium on the channel region, forms a gate insulator on the additional channel region, and forms a gate conductor on the gate insulator (after forming the source and drain stressor regions, the channel region, and the gate insulator).
- A transistor structure embodiment herein comprises epitaxially grown source and drain stressor regions on the base layer, an epitaxially grown channel region on the base layer between the source and drain stressor regions, a gate insulator on the channel region, and a gate conductor on the gate insulator. The source and drain stressor regions are positioned partially below the gate conductor, and the source and drain stressor regions having vertical sidewalls below the gate conductor.
-
FIG. 1 is a schematic cross-sectional diagram illustrating multiple stages of an integrated circuit manufacturing process; -
FIG. 2 is a schematic cross-sectional diagram illustrating multiple stages of an integrated circuit manufacturing process; -
FIG. 3 is a schematic cross-sectional diagram illustrating multiple stages of an integrated circuit manufacturing process; -
FIG. 4 is a schematic cross-sectional diagram illustrating multiple stages of an integrated circuit manufacturing process; -
FIG. 5 is a schematic cross-sectional diagram illustrating multiple stages of an integrated circuit manufacturing process; -
FIG. 6 is a schematic cross-sectional diagram illustrating multiple stages of an integrated circuit manufacturing process; -
FIG. 7 is a schematic cross-sectional diagram illustrating multiple stages of an integrated circuit manufacturing process; -
FIG. 8 is a schematic cross-sectional diagram illustrating multiple stages of an integrated circuit manufacturing process; and -
FIG. 9 is a schematic cross-sectional diagram illustrating multiple stages of an integrated circuit manufacturing process. - The embodiments herein provide methods to form transistor structures using epitaxial strain layer growth that is performed before the gate is formed.
FIG. 1 is a schematic diagram illustrating multiple stages of an integrated circuit manufacturing process that produces a field effect transistor (FET). As shown inFIG. 1 , on thebase layer 100, asilicon region 104 is formed between shallow trench isolation (STI)regions 102. - The
substrate 100 can comprise any suitable insulating material such as a wafer, ceramic material, insulator, silicon material, etc. If desired, thesubstrate 100 can include one or more doped well regions. Thesilicon region 104 comprises a semiconductor that will become the channel region of the transistor and can comprise, for example, Si, SiC, SiGe, SiGeC, Ge alloys, GaAs, InAs, TnP, other III-V or II-VI compound semiconductors, or organic semiconductor structures etc. Thesilicon region 104 and any well regions can be doped differently depending upon whether the transistor will be a positive-type or a negative-type transistor. The impurities used herein can comprises any negative-type impurity (N-type impurity, e.g., phosphorus (P), arsenic (As), antimony (Sb) etc.) or any positive-type impurity (P-type impurity, e.g., boron, indium, etc.) as well as any other types of impurities, whether currently known or developed in the future. The shallow trench isolation (STI)structures 102 are well-known to those ordinarily skilled in the art and are generally formed by patterning openings and growing or filling the openings with a highly insulating material. - As shown in
FIG. 1 , thegate oxide insulator 108 is formed on thesilicon region 104 and agate conductor 112 andsidewall spacers 110 are formed on thegate oxide insulator 108. The dielectrics (insulators) mentioned herein can, for example, be grown from either a dry oxygen ambient or steam and then patterned. Alternatively, the dielectrics herein may be formed from any of the many candidate high dielectric constant (high-k) materials, including but not limited to silicon nitride, silicon oxynitride, a gate dielectric stack of SiO2 and Si3N4, and metal oxides like tantalum oxide. The thickness of dielectrics herein may vary contingent upon the required device performance. - The conductors mentioned herein (such as the gate conductor 112) can be formed of any conductive material, such as polycrystalline silicon (polysilicon), amorphous silicon, a combination of amorphous silicon and polysilicon, and polysilicon-germanium, rendered conductive by the presence of a suitable dopant. Alternatively, the conductors herein may be one or more metals, such as tungsten, hafnium, tantalum, molybdenum, titanium, or nickel, or a metal silicide, and may be deposited using physical vapor deposition, chemical vapor deposition, or any other technique known in the art.
- As shown in
FIG. 1 , the embodiments herein formsidewall spacers 110 on the sidewalls of thegate conductor 112.Sidewall spacers 110 are structures that are well-known to those ordinarily skilled in the art and are generally formed by depositing or growing a conformal insulating layer (such as any of the insulators mentioned above) and then performing a directional etching process (anisotropic) that etches material from horizontal surfaces at a greater rate than its removes material from vertical surfaces, thereby leaving insulating material along the vertical sidewalls of structures. This material left on the vertical sidewalls is referred to assidewall spacers 110. - In
FIG. 1 ,recesses 116 are formed in thesilicon region 104 by performing any appropriate selective material removal process such as reactive ion etching (RIE). The shallowtrench isolation regions 102 and thesidewall spacers 110 self-align this material removal process to cause therecesses 116 to be positioned on opposite sides of the channel region of thesilicon material 104. - Following this, source and
drain regions 118 can be deposited into the recesses 116 (or grown within the recesses using an epitaxial growth process). The source anddrain regions 118 comprise of embedded epitaxial stressors, most common known being SiGe for PFET and SiC for NFET. Epitaxial growth processes are well-known to those ordinarily skilled in the art and are generally performed by placing the partially formed structure within a chamber that has a high concentration of the material that is to be grown. The combination of temperature and pressure within the chamber allows the material to epitaxially grow upon seed (base) layers of the structure. The seed regions are areas of the structure where the material being grown previously exists. For example, a silicon material can be epitaxially grown on a base layer of silicon; however, during the epitaxial process, different chemicals and materials can be introduced as impurities to change the chemical makeup of the epitaxially grown material. Thus, if desired, during this epitaxial growth process, impurities (such as those mentioned above) may be introduced to change the chemical makeup of the structure being grown. For example, a stressor impurity, such as germanium or carbon, may be introduced into the epitaxial growth process in order to create a material that has a different lattice constant than the base silicon material. By introducing such impurities, the source and drain regions create physical strain or stress within the channel region of thesilicon material 104 and thereby improve the transistors performance. - However, the process of epitaxially growing the source and
drain regions 118 can encounter difficulties relating to misalignment, incomplete growth, non-uniformity of growth, etc. Therefore, the following embodiments form the transistor body after the epitaxial stressor source and drain layer is grown. More specifically, the embodiments herein first grow the stressor layer (e.g., SiGe or SiC), and then form the main body of the device via recess and epitaxial silicon growth. - According to one embodiment of the present invention, as shown in
FIG. 2 , one method herein produces a transistor. The method shown inFIG. 2 patterns STI regions within thesilicon base layer 104, as discussed above. The method then recesses thesilicon base layer 104 and forms (grows) astrain producing layer 106 within the recess. The method shown inFIG. 2 then removes at least one portion of thestrain producing layer 106 to create at least onerecess 120 in thestrain producing layer 106. This leaves first and second portions of thestrain producing layer 106 on thesubstrate 100. The first and second portions of thestrain producing layer 106 comprise source and drainstressor regions 106 of the transistor. - The method then grows a
channel region 122 in therecess 120 of thestrain producing layer 106, forms agate insulator 108 on thechannel region 122, and forms agate conductor 112 andsidewall spacers 110 on the gate insulator 108 (after forming the source and drainstressor regions 106, thechannel region 122, and the gate insulator 108). - When forming the
strain producing layer 106, the method epitaxially grows thestrain producing layer 106, using processes discussed above. The forming of the strain-producing conductive layer can form a layer of SiGe or SiC. Similarly, when forming thechannel region 122, the method epitaxially grows thechannel region 122. - As shown in
FIGS. 2-4 , the methods herein can form the shallowtrench isolation regions 102 either before forming the strain-producing layer (FIG. 2 ), after forming the strain-producing conductive layer and before removing the portion of the strain-producing layer (FIG. 3 ), or after the forming of thechannel region 122 and before the forming of the gate conductor 112 (FIG. 4 ). The process shown inFIG. 4 eliminates epitaxial facets at the STI edge and allows for a “box shaped” channel region. Note that in all the drawings, the same reference numerals represent the same material, and a redundant discussion of such items is not presented for brevity. - As shown in
FIG. 4 , because thestrain producing layer 106 is grown before the gate stack, which is considered as includingelements gate stack FIG. 5 , if desired, the source and drainstressor regions 106 can be made to extend beneath thesidewall spacers 110, and even to extend beneath thegate conductor 112. Further the processes described herein form the source and drainstressor regions 106 to have vertical sidewalls beneath thesidewall spacers 110 andgate conductor 112. To the contrary, if source and drain regions are positioned under thespacers 110 using angled processing, such source and drain regions will not have vertical sidewalls, but will have sidewalls that are at some angle to vertical. - With reference to being “beneath” or “above” the structure herein, the
gate conductor 112 is considered to be toward the “top” of the structure and thesubstrate 100 is considered to be toward the “bottom” of the structure. By being “vertical” it is meant that an item runs straight from the bottom of the structure to the top (e.g., at an approximate 0 degree angle). Vertical structures are, therefore, approximately perpendicular (e.g., at an approximate 90 degree angle) to the planar surfaces of the various horizontal layers of thesubstrate 100, thegate insulator 108, the strain-producinglayer 106, etc. - In contrast to the previous embodiments, some embodiments herein (shown in
FIGS. 6 and 7 ) can grow a non-uniform channel region in therecess 120 of thestrain producing layer 106. For example, in one embodiment as shown inFIG. 6 , the process epitaxially grows a first channel layer 124 (for example SiC) by introducing an impurity during the first part of the epitaxial growth process. Then, the process epitaxially grows asecond channel layer 122 on the first channel layer, which can consist solely of pure Si or can comprise some different impurity than was used for thefirst layer 124. - Another
non-uniform channel region 126 is shown inFIG. 7 . In this embodiment the process alters the doping concentration during the epitaxial growth of thenon-uniform channel region 126. While in the previous non-uniform channel region embodiment, the impurity was added to oneportion 124 and not added to the other 122; in the embodiment shown inFIG. 7 , the concentration of impurity is gradually increased or decreased during the entire epitaxial growth process. This forms achannel region 126 having a graded doping concentration where there is very little (or no) impurity at the top (or bottom) and a higher level of doping at the bottom (or top) of the layer. - Further, as shown in
FIG. 8 , in all embodiments herein, the process of forming thestrain producing layer 106 can comprise epitaxially growing thestrain producing layer 106 above a top level of the shallowtrench isolation regions 102; and the process of forming thechannel region 122 can comprise epitaxially growing thechannel region 122 above the top level of thestrain producing layer 106. After this, the method polishes (using, for example chemical-mechanical polishing CMP) thestrain producing layer 106 and thechannel region 122 until thestrain producing layer 106 and thechannel region 122 are co-planar with the tops of the shallowtrench isolation regions 102 to produce a flat, facet-free channel region. - In an additional method shown in
FIG. 9 , the methods herein grow thechannel region 123 in therecess 120 of thestrain producing layer 106, by forming amultilayer channel 123 in the recess. The top (second portion) of themultilayer 123 comprises the transistor channel and is stressed to improve mobility due to lattice mismatch with the first layer underneath. Compression improves PFET mobility, therefore the top layer of themultilayer 123 has a wider lattice constant will be compressed. In the case of NFET the top layer will be grown to have a smaller lattice constant than the layer beneath (second portion) creating a tensile strain and therefore enhancing electron mobility. Additonal benefits can be achieved by if the top layer has a different band gap than silicon, therefore modulating the threshold voltage of the transistor via band gap differences between the channel and the high-k or gate dielectric.Additional layers 130, can act as diffusion barriers, retrograde well counter doping and/or Vt adjusting layers, etc. - Therefore, as shown above, the embodiments herein provide pre-gate eSiGe integration schemes which form the eSiGe structure using epitaxial growth that is performed before the gate is formed. These processes eliminate the epitaxial fill height-dependent device variability and allow the silicon channel surface to relax, increasing the channel strain and device performance. This also allows negative-proximity P-type field effect transistor (PFET) to produce higher stress. Further, embodiments herein allow the eSiGe vertical composition gradient to be adjusted independently of the horizontal composition gradient, enhancing channel strain.
- The methods described above can be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case, the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Claims (22)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/719,312 US20110215376A1 (en) | 2010-03-08 | 2010-03-08 | Pre-gate, source/drain strain layer formation |
US13/432,018 US20120181578A1 (en) | 2010-03-08 | 2012-03-28 | Pre-gate, source/drain strain layer formation |
US14/230,087 US9059286B2 (en) | 2010-03-08 | 2014-03-31 | Pre-gate, source/drain strain layer formation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/719,312 US20110215376A1 (en) | 2010-03-08 | 2010-03-08 | Pre-gate, source/drain strain layer formation |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/432,018 Division US20120181578A1 (en) | 2010-03-08 | 2012-03-28 | Pre-gate, source/drain strain layer formation |
US14/230,087 Continuation US9059286B2 (en) | 2010-03-08 | 2014-03-31 | Pre-gate, source/drain strain layer formation |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110215376A1 true US20110215376A1 (en) | 2011-09-08 |
Family
ID=44530554
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/719,312 Abandoned US20110215376A1 (en) | 2010-03-08 | 2010-03-08 | Pre-gate, source/drain strain layer formation |
US13/432,018 Abandoned US20120181578A1 (en) | 2010-03-08 | 2012-03-28 | Pre-gate, source/drain strain layer formation |
US14/230,087 Expired - Fee Related US9059286B2 (en) | 2010-03-08 | 2014-03-31 | Pre-gate, source/drain strain layer formation |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/432,018 Abandoned US20120181578A1 (en) | 2010-03-08 | 2012-03-28 | Pre-gate, source/drain strain layer formation |
US14/230,087 Expired - Fee Related US9059286B2 (en) | 2010-03-08 | 2014-03-31 | Pre-gate, source/drain strain layer formation |
Country Status (1)
Country | Link |
---|---|
US (3) | US20110215376A1 (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110303980A1 (en) * | 2010-06-09 | 2011-12-15 | Globalfoundries Inc. | Semiconductor devices having stressor regions and related fabrication methods |
US20120228639A1 (en) * | 2010-10-11 | 2012-09-13 | International Business Machines Corporation | Self aligned device with enhanced stress and methods of manufacture |
US20140084351A1 (en) * | 2012-09-27 | 2014-03-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Replacement channels for semiconductor devices and methods for forming the same using dopant concentration boost |
US20140103406A1 (en) * | 2012-08-31 | 2014-04-17 | Lingquan Wang | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US20150061035A1 (en) * | 2012-06-26 | 2015-03-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Devices, Transistors, and Methods of Manufacture Thereof |
US20150214331A1 (en) * | 2014-01-30 | 2015-07-30 | Globalfoundries Inc. | Replacement metal gate including dielectric gate material |
US20150263096A1 (en) * | 2014-03-13 | 2015-09-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Epitaxial channel |
US9184234B2 (en) | 2014-01-16 | 2015-11-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Transistor design |
CN105097888A (en) * | 2014-05-12 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | Field effect transistor and manufacturing method thereof |
US9224814B2 (en) | 2014-01-16 | 2015-12-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Process design to improve transistor variations and performance |
US9236445B2 (en) | 2014-01-16 | 2016-01-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Transistor having replacement gate and epitaxially grown replacement channel region |
US9419136B2 (en) | 2014-04-14 | 2016-08-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dislocation stress memorization technique (DSMT) on epitaxial channel devices |
US9425099B2 (en) | 2014-01-16 | 2016-08-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Epitaxial channel with a counter-halo implant to improve analog gain |
CN108028278A (en) * | 2015-09-25 | 2018-05-11 | 英特尔公司 | For stress enhancing and the deep EPI for appearing realization by dorsal part contacted |
US20180269099A1 (en) * | 2013-03-11 | 2018-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for Fabricating a Semiconductor Device |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9105707B2 (en) * | 2013-07-24 | 2015-08-11 | International Business Machines Corporation | ZRAM heterochannel memory |
CN106816379B (en) * | 2015-11-27 | 2021-09-07 | 联华电子股份有限公司 | Semiconductor element with epitaxial structure and manufacturing method thereof |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6472685B2 (en) * | 1997-12-03 | 2002-10-29 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
US6844227B2 (en) * | 2000-12-26 | 2005-01-18 | Matsushita Electric Industrial Co., Ltd. | Semiconductor devices and method for manufacturing the same |
US6927414B2 (en) * | 2003-06-17 | 2005-08-09 | International Business Machines Corporation | High speed lateral heterojunction MISFETs realized by 2-dimensional bandgap engineering and methods thereof |
US6943087B1 (en) * | 2003-12-17 | 2005-09-13 | Advanced Micro Devices, Inc. | Semiconductor on insulator MOSFET having strained silicon channel |
US6995054B2 (en) * | 2000-05-25 | 2006-02-07 | Renesas Technology Corp. | Method of manufacturing a semiconductor device |
US20060226492A1 (en) * | 2005-03-30 | 2006-10-12 | Bich-Yen Nguyen | Semiconductor device featuring an arched structure strained semiconductor layer |
US7208361B2 (en) * | 2004-03-24 | 2007-04-24 | Intel Corporation | Replacement gate process for making a semiconductor device that includes a metal gate electrode |
US20070096149A1 (en) * | 2005-10-31 | 2007-05-03 | Chartered Semiconductor Manufacturing, Ltd. | Implant damage control by in-situ C doping during SiGe epitaxy for device applications |
US20070190741A1 (en) * | 2006-02-15 | 2007-08-16 | Richard Lindsay | Strained semiconductor device and method of making same |
US20080023752A1 (en) * | 2006-07-28 | 2008-01-31 | International Business Machines Corporation | BORON DOPED SiGe HALO FOR NFET TO CONTROL SHORT CHANNEL EFFECT |
US7358551B2 (en) * | 2005-07-21 | 2008-04-15 | International Business Machines Corporation | Structure and method for improved stress and yield in pFETs with embedded SiGe source/drain regions |
US20080119019A1 (en) * | 2006-11-20 | 2008-05-22 | Jin-Ping Han | Semiconductor devices having pFET with SiGe gate electrode and embedded SiGe source/drain regions and methods of making the same |
US20080217686A1 (en) * | 2007-03-09 | 2008-09-11 | International Business Machines Corporation | Ultra-thin soi cmos with raised epitaxial source and drain and embedded sige pfet extension |
US20080246056A1 (en) * | 2007-04-09 | 2008-10-09 | Chan Victor W C | SILICIDE FORMATION FOR eSiGe USING SPACER OVERLAPPING eSiGe AND SILICON CHANNEL INTERFACE AND RELATED PFET |
US20080305621A1 (en) * | 2007-06-08 | 2008-12-11 | International Business Machines Corporation | Channel strain engineering in field-effect-transistor |
US7494884B2 (en) * | 2006-10-05 | 2009-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | SiGe selective growth without a hard mask |
US20090050942A1 (en) * | 2007-08-21 | 2009-02-26 | International Business Machines Corporation | Self-aligned super stressed pfet |
US20090121235A1 (en) * | 2007-11-09 | 2009-05-14 | Hynix Semiconductor Inc. | Method for fabricating a semiconductor device |
US7534689B2 (en) * | 2006-11-21 | 2009-05-19 | Advanced Micro Devices, Inc. | Stress enhanced MOS transistor and methods for its fabrication |
US20090215249A1 (en) * | 2008-02-27 | 2009-08-27 | John Boland | Method of forming an embedded silicon carbon epitaxial layer |
US7592214B2 (en) * | 2006-10-26 | 2009-09-22 | Fujitsu Microelectronics Limited | Method of manufacturing a semiconductor device including epitaxially growing semiconductor epitaxial layers on a surface of semiconductor substrate |
US20100187578A1 (en) * | 2009-01-26 | 2010-07-29 | International Business Machines Corporation | Stress enhanced transistor devices and methods of making |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6831292B2 (en) * | 2001-09-21 | 2004-12-14 | Amberwave Systems Corporation | Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same |
US7439542B2 (en) * | 2004-10-05 | 2008-10-21 | International Business Machines Corporation | Hybrid orientation CMOS with partial insulation process |
-
2010
- 2010-03-08 US US12/719,312 patent/US20110215376A1/en not_active Abandoned
-
2012
- 2012-03-28 US US13/432,018 patent/US20120181578A1/en not_active Abandoned
-
2014
- 2014-03-31 US US14/230,087 patent/US9059286B2/en not_active Expired - Fee Related
Patent Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6472685B2 (en) * | 1997-12-03 | 2002-10-29 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
US6995054B2 (en) * | 2000-05-25 | 2006-02-07 | Renesas Technology Corp. | Method of manufacturing a semiconductor device |
US6844227B2 (en) * | 2000-12-26 | 2005-01-18 | Matsushita Electric Industrial Co., Ltd. | Semiconductor devices and method for manufacturing the same |
US6927414B2 (en) * | 2003-06-17 | 2005-08-09 | International Business Machines Corporation | High speed lateral heterojunction MISFETs realized by 2-dimensional bandgap engineering and methods thereof |
US6943087B1 (en) * | 2003-12-17 | 2005-09-13 | Advanced Micro Devices, Inc. | Semiconductor on insulator MOSFET having strained silicon channel |
US7208361B2 (en) * | 2004-03-24 | 2007-04-24 | Intel Corporation | Replacement gate process for making a semiconductor device that includes a metal gate electrode |
US20060226492A1 (en) * | 2005-03-30 | 2006-10-12 | Bich-Yen Nguyen | Semiconductor device featuring an arched structure strained semiconductor layer |
US7358551B2 (en) * | 2005-07-21 | 2008-04-15 | International Business Machines Corporation | Structure and method for improved stress and yield in pFETs with embedded SiGe source/drain regions |
US20070096149A1 (en) * | 2005-10-31 | 2007-05-03 | Chartered Semiconductor Manufacturing, Ltd. | Implant damage control by in-situ C doping during SiGe epitaxy for device applications |
US20070190741A1 (en) * | 2006-02-15 | 2007-08-16 | Richard Lindsay | Strained semiconductor device and method of making same |
US20080023752A1 (en) * | 2006-07-28 | 2008-01-31 | International Business Machines Corporation | BORON DOPED SiGe HALO FOR NFET TO CONTROL SHORT CHANNEL EFFECT |
US7494884B2 (en) * | 2006-10-05 | 2009-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | SiGe selective growth without a hard mask |
US7592214B2 (en) * | 2006-10-26 | 2009-09-22 | Fujitsu Microelectronics Limited | Method of manufacturing a semiconductor device including epitaxially growing semiconductor epitaxial layers on a surface of semiconductor substrate |
US20080119019A1 (en) * | 2006-11-20 | 2008-05-22 | Jin-Ping Han | Semiconductor devices having pFET with SiGe gate electrode and embedded SiGe source/drain regions and methods of making the same |
US7534689B2 (en) * | 2006-11-21 | 2009-05-19 | Advanced Micro Devices, Inc. | Stress enhanced MOS transistor and methods for its fabrication |
US20080217686A1 (en) * | 2007-03-09 | 2008-09-11 | International Business Machines Corporation | Ultra-thin soi cmos with raised epitaxial source and drain and embedded sige pfet extension |
US20080246056A1 (en) * | 2007-04-09 | 2008-10-09 | Chan Victor W C | SILICIDE FORMATION FOR eSiGe USING SPACER OVERLAPPING eSiGe AND SILICON CHANNEL INTERFACE AND RELATED PFET |
US20080305621A1 (en) * | 2007-06-08 | 2008-12-11 | International Business Machines Corporation | Channel strain engineering in field-effect-transistor |
US20090050942A1 (en) * | 2007-08-21 | 2009-02-26 | International Business Machines Corporation | Self-aligned super stressed pfet |
US7741658B2 (en) * | 2007-08-21 | 2010-06-22 | International Business Machines Corporation | Self-aligned super stressed PFET |
US20090121235A1 (en) * | 2007-11-09 | 2009-05-14 | Hynix Semiconductor Inc. | Method for fabricating a semiconductor device |
US20090215249A1 (en) * | 2008-02-27 | 2009-08-27 | John Boland | Method of forming an embedded silicon carbon epitaxial layer |
US20100187578A1 (en) * | 2009-01-26 | 2010-07-29 | International Business Machines Corporation | Stress enhanced transistor devices and methods of making |
Non-Patent Citations (1)
Title |
---|
Quirk et al., Semiconductor Manufacturing Technologies, Upper Saddle River, NJ, © 2001, pp. 205-215. * |
Cited By (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9269710B2 (en) | 2010-06-09 | 2016-02-23 | GlobalFoundries, Inc. | Semiconductor devices having stressor regions and related fabrication methods |
US8426278B2 (en) * | 2010-06-09 | 2013-04-23 | GlobalFoundries, Inc. | Semiconductor devices having stressor regions and related fabrication methods |
US20110303980A1 (en) * | 2010-06-09 | 2011-12-15 | Globalfoundries Inc. | Semiconductor devices having stressor regions and related fabrication methods |
US20120228639A1 (en) * | 2010-10-11 | 2012-09-13 | International Business Machines Corporation | Self aligned device with enhanced stress and methods of manufacture |
US9293593B2 (en) * | 2010-10-11 | 2016-03-22 | Globalfoundries Inc. | Self aligned device with enhanced stress and methods of manufacture |
US9837401B2 (en) * | 2012-06-26 | 2017-12-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices, transistors, and methods of manufacture thereof |
US20150061035A1 (en) * | 2012-06-26 | 2015-03-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Devices, Transistors, and Methods of Manufacture Thereof |
US9105711B2 (en) * | 2012-08-31 | 2015-08-11 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US20140103406A1 (en) * | 2012-08-31 | 2014-04-17 | Lingquan Wang | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US20150137266A1 (en) * | 2012-09-27 | 2015-05-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Replacement channels for semiconductor devices and methods for forming the same using dopant concentration boost |
US20140084351A1 (en) * | 2012-09-27 | 2014-03-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Replacement channels for semiconductor devices and methods for forming the same using dopant concentration boost |
US9627539B2 (en) * | 2012-09-27 | 2017-04-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Replacement channels for semiconductor devices and methods for forming the same using dopant concentration boost |
US8946035B2 (en) * | 2012-09-27 | 2015-02-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Replacement channels for semiconductor devices and methods for forming the same using dopant concentration boost |
US11869800B2 (en) * | 2013-03-11 | 2024-01-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for fabricating a semiconductor device |
US20200321238A1 (en) * | 2013-03-11 | 2020-10-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for Fabricating a Semiconductor Device |
US10692750B2 (en) * | 2013-03-11 | 2020-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for fabricating a semiconductor device |
US20180269099A1 (en) * | 2013-03-11 | 2018-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for Fabricating a Semiconductor Device |
US9425099B2 (en) | 2014-01-16 | 2016-08-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Epitaxial channel with a counter-halo implant to improve analog gain |
US9224814B2 (en) | 2014-01-16 | 2015-12-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Process design to improve transistor variations and performance |
US9184234B2 (en) | 2014-01-16 | 2015-11-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Transistor design |
US9899475B2 (en) | 2014-01-16 | 2018-02-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Epitaxial channel with a counter-halo implant to improve analog gain |
US9553150B2 (en) | 2014-01-16 | 2017-01-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Transistor design |
US9236445B2 (en) | 2014-01-16 | 2016-01-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Transistor having replacement gate and epitaxially grown replacement channel region |
US9768297B2 (en) | 2014-01-16 | 2017-09-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Process design to improve transistor variations and performance |
US20150214331A1 (en) * | 2014-01-30 | 2015-07-30 | Globalfoundries Inc. | Replacement metal gate including dielectric gate material |
US9525031B2 (en) * | 2014-03-13 | 2016-12-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Epitaxial channel |
US20150263096A1 (en) * | 2014-03-13 | 2015-09-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Epitaxial channel |
US9419136B2 (en) | 2014-04-14 | 2016-08-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dislocation stress memorization technique (DSMT) on epitaxial channel devices |
US9899517B2 (en) | 2014-04-14 | 2018-02-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dislocation stress memorization technique (DSMT) on epitaxial channel devices |
US9502559B2 (en) | 2014-04-14 | 2016-11-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dislocation stress memorization technique (DSMT) on epitaxial channel devices |
CN105097888A (en) * | 2014-05-12 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | Field effect transistor and manufacturing method thereof |
CN108028278A (en) * | 2015-09-25 | 2018-05-11 | 英特尔公司 | For stress enhancing and the deep EPI for appearing realization by dorsal part contacted |
Also Published As
Publication number | Publication date |
---|---|
US20140213029A1 (en) | 2014-07-31 |
US9059286B2 (en) | 2015-06-16 |
US20120181578A1 (en) | 2012-07-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9059286B2 (en) | Pre-gate, source/drain strain layer formation | |
US9508849B2 (en) | Device having source/drain regions regrown from un-relaxed silicon layer | |
US9887290B2 (en) | Silicon germanium source/drain regions | |
KR100810012B1 (en) | Structure and method of making strained channel cmos transistors having lattice-mismatched epitaxial extension and source and drain regions | |
US8193065B2 (en) | Asymmetric source and drain stressor regions | |
US8022488B2 (en) | High-performance FETs with embedded stressors | |
US9425286B2 (en) | Source/drain stressor having enhanced carrier mobility and method for manufacturing same | |
US6849884B2 (en) | Strained Fin FETs structure and method | |
US8803233B2 (en) | Junctionless transistor | |
US7442611B2 (en) | Method of applying stresses to PFET and NFET transistor channels for improved performance | |
US8513718B2 (en) | Stress enhanced transistor devices and methods of making | |
US20140017859A1 (en) | Method for fabricating transistor with recessed channel and raised source/drain | |
US8445969B2 (en) | High pressure deuterium treatment for semiconductor/high-K insulator interface | |
SG184824A1 (en) | Delta monolayer dopants epitaxy for embedded source/drain silicide | |
US9478615B2 (en) | Blanket short channel roll-up implant with non-angled long channel compensating implant through patterned opening | |
US8106462B2 (en) | Balancing NFET and PFET performance using straining layers | |
US8647935B2 (en) | Buried oxidation for enhanced mobility |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HOLT, JUDSON R.;ONTALUS, VIOREL C.;TABAKMAN, KEITH H.;SIGNING DATES FROM 20100219 TO 20100301;REEL/FRAME:024043/0789 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |