US20110165766A1 - T-gate forming method for high electron mobility transistor and gate structure thereof - Google Patents
T-gate forming method for high electron mobility transistor and gate structure thereof Download PDFInfo
- Publication number
- US20110165766A1 US20110165766A1 US13/051,277 US201113051277A US2011165766A1 US 20110165766 A1 US20110165766 A1 US 20110165766A1 US 201113051277 A US201113051277 A US 201113051277A US 2011165766 A1 US2011165766 A1 US 2011165766A1
- Authority
- US
- United States
- Prior art keywords
- resist
- gate
- exposure process
- electron beam
- thickness
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 70
- 238000010894 electron beam technology Methods 0.000 claims abstract description 30
- 239000004065 semiconductor Substances 0.000 claims abstract description 26
- 239000000758 substrate Substances 0.000 claims abstract description 22
- 230000035945 sensitivity Effects 0.000 claims abstract description 9
- 239000007769 metal material Substances 0.000 claims abstract description 8
- 238000000151 deposition Methods 0.000 claims abstract description 7
- 239000011248 coating agent Substances 0.000 claims abstract description 5
- 238000000576 coating method Methods 0.000 claims abstract description 5
- 229920003229 poly(methyl methacrylate) Polymers 0.000 claims description 6
- 239000004926 polymethyl methacrylate Substances 0.000 claims description 6
- NTIZESTWPVYFNL-UHFFFAOYSA-N Methyl isobutyl ketone Chemical compound CC(C)CC(C)=O NTIZESTWPVYFNL-UHFFFAOYSA-N 0.000 claims description 5
- 229910052737 gold Inorganic materials 0.000 claims description 5
- CERQOIWHTDAKMF-UHFFFAOYSA-M Methacrylate Chemical compound CC(=C)C([O-])=O CERQOIWHTDAKMF-UHFFFAOYSA-M 0.000 claims description 4
- 229910052697 platinum Inorganic materials 0.000 claims description 4
- 229910052719 titanium Inorganic materials 0.000 claims description 4
- 230000000694 effects Effects 0.000 description 12
- 230000018109 developmental process Effects 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000003247 decreasing effect Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 238000005530 etching Methods 0.000 description 2
- 230000001678 irradiating effect Effects 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 235000015165 citric acid Nutrition 0.000 description 1
- KRKNYBCHXYNGOX-UHFFFAOYSA-N citric acid group Chemical class C(CC(O)(C(=O)O)CC(=O)O)(=O)O KRKNYBCHXYNGOX-UHFFFAOYSA-N 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000000609 electron-beam lithography Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 230000007261 regionalization Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28114—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor characterised by the sectional shape, e.g. T, inverted-T
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
- H01L29/7787—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/20—Exposure; Apparatus therefor
- G03F7/2051—Exposure without an original mask, e.g. using a programmed deflection of a point source, by scanning, by drawing with a light beam, using an addressed light or corpuscular source
- G03F7/2059—Exposure without an original mask, e.g. using a programmed deflection of a point source, by scanning, by drawing with a light beam, using an addressed light or corpuscular source using a scanning corpuscular radiation beam, e.g. an electron beam
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/30—Electron-beam or ion-beam tubes for localised treatment of objects
- H01J37/317—Electron-beam or ion-beam tubes for localised treatment of objects for changing properties of the objects or for applying thin layers thereon, e.g. for ion implantation
- H01J37/3174—Particle-beam lithography, e.g. electron beam lithography
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Chemical & Material Sciences (AREA)
- Analytical Chemistry (AREA)
- Junction Field-Effect Transistors (AREA)
- Electrodes Of Semiconductors (AREA)
- Electron Beam Exposure (AREA)
Abstract
A T-gate forming method for a high electron mobility transistor includes the steps of: coating a first, a second and a third resist, each having an electron beam sensitivity different from each other, on a semiconductor substrate; performing a first exposure process by using an electron beam on the semiconductor substrate and then selectively developing the third resist; defining a gate head area by selectively developing the second resist to have a developed width wider than that of the third resist; performing a second exposure process by using an electron beam on the semiconductor substrate and then selectively developing the first resist in a bent shape at a temperature lower than in the development of the second and the third steps; and depositing metallic materials on the resists and then removing them to form a T-gate.
Description
- This application is a divisional of co-pending U.S. application Ser. No. 11/700,946, filed on Feb. 1, 2007, which claims priority to Korean Patent Application No. 10-2006-0108497, filed on Nov. 3, 2006. The entire disclosure of co-pending U.S. application Ser. No. 11/700,946 and Korean Patent Application No. 10-2006-0108497 are herein incorporated by reference in their entirety.
- The present invention relates to a method for forming a semiconductor device and a structure thereof; and, more particularly, to a T-gate forming method for a high electron mobility transistor and a gate structure thereof.
- As well known, in high-speed components such as HEMTs (High Electron Mobility Transistors) which are used in satellite broadcasting receivers, high-speed logical circuits and power modules, a short gate length is required for a quick modulation while a large cross section of a pattern is also required in order to pass a high current therethrough.
- From this, T-gates having a cross section of a ‘T’ shape are widely used in III-V compound semiconductor devices. The T-gate is formed of a
gate head 102 and agate foot 104 as shown inFIG. 1A , and has merits that it can maintain a gate resistance to be low while reducing the width of thegate foot 104. - To fabricate such T-gates with a gate foot width of 50 nm or below, an exposure process of the T-gate (i.e., electron beam lithography) and a process of stably forming the T-gate on a semiconductor substrate after depositing metals thereon are considerably important.
- First, in the conventional exposure process of the T-gate having a gate foot width of 50 nm or below, the forward scattering and the gate head exposure have an effect on determining the gate foot definition. Here, increasing an accelerating voltage of an electron beam apparatus reduces the effect of the electron while decreasing sensitivity of the resist formed on the lowest layer reduces the effect of the gate head exposure. Further, the sensitivity of the resist can be reduced by developing it at a low temperature.
- In order to fabricate the T-gate with a gate foot width of 50 nm or below by employing such an electron beam exposure process, the exposure process needs to be carried out by using an electron beam with an accelerating voltage of about 100 keV. Therefore, there are drawbacks in that its production cost is high and the semiconductor substrate can be damaged by the high accelerating voltage.
- Next, the conventional T-gate having a straight gate foot is fabricated by decreasing the size of the gate foot to 50 nm or below in order to improve its characteristics, without decreasing the size of the gate head to prevent the increase of the gate resistance. However, since such size of the gate foot cannot support the gate head, the T-gate is not stably formed after depositing the metals and removing the resists, thereby resulting in a phenomenon where the T-gate falls to one side as shown in
FIG. 1B . - If the T-gate formed in field effect transistors such as the HEMTs falls to one side, the schottky contact characteristics will be deteriorated, and thus, electrical characteristics of the semiconductor device will be degraded.
- Accordingly, in the conventional forming process of the T-gate with a gate head having a wide width and a gate foot having a narrow width, the electron beam with a relatively high accelerating voltage is required to be used in the exposure process, and also a phenomenon that the T-gate falls to one side occurs due to the unstable structure of the T-gate. Therefore, there are problems in that the production cost is high and the characteristics of the semiconductor device are deteriorated.
- It is, therefore, an object of the present invention to provide a T-gate forming method for high electron mobility transistors, wherein an exposure process is performed by using an electron beam with a relatively low accelerating voltage; and a gate structure thereof.
- Another object of the present invention is to provide a T-gate forming method for high electron mobility transistors, wherein a gate foot of the gate has a transversal cross section of a bent shape to form a stable structure; and a gate structure thereof.
- In accordance with one aspect of the present invention, there is provided a T-gate forming method for a high electron mobility transistor, the method including the steps of:
- a first step of coating a first resist, a second resist and a third resist, each having an electron beam sensitivity different from each other, on a semiconductor substrate;
- a second step of performing a first exposure process by using an electron beam on the semiconductor substrate where the first resist, the second resist and the third resist are coated and then selectively developing the third resist;
- a third step of defining a gate head area by selectively developing the second resist to have a developed width wider than that of the third resist;
- a fourth step of performing a second exposure process by using an electron beam on the semiconductor substrate where the third resist and the second resist are selectively developed and then selectively developing the first resist in a bent shape at a temperature lower than in the development of the second and the third steps; and
- a fifth step of depositing metallic materials on the first resist, the second resist and the third resist which are selectively developed and then removing the first resist, the second resist and the third resist to form a T-gate with the gate head and a gate foot.
- In accordance with another aspect of the present invention, there is provided a gate structure of a high electron mobility transistor, the gate structure including:
- a gate foot formed on a semiconductor substrate; and
- a gate head, with a width wider than the gate foot, formed on the gate foot,
- wherein a transversal cross section of the gate foot is of a bent shape.
- The above and other objects and features of the present invention will become apparent from the following description of preferred embodiments given in conjunction with the accompanying drawings, in which:
-
FIGS. 1A and 1B show a general T-gate which is formed according to the conventional method; -
FIGS. 2A to 2F are cross sectional views sequentially showing formation of a T-gate through a lithography process by using an electron beam in accordance with the present invention; -
FIGS. 3A and 3B are graphs showing the characteristics of a gate developed at a room temperature according to the conventional method and at a low temperature in accordance with the present invention, respectively; -
FIGS. 4A to 4E show examples of a gate foot formed of a bent shape in accordance with the present invention; -
FIG. 5 shows an epitaxial structure used in manufacturing a high electron mobility transistor in accordance with the present invention; -
FIG. 6 shows a high electron mobility transistor having a T-gate, a source and a drain in accordance with the present invention; -
FIG. 7A shows the result of measuring the DC characteristics of a high electron mobility transistor fabricated according to the present invention; and -
FIG. 7B shows the result of measuring the ultrahigh frequency characteristics of the high electron mobility transistor fabricated in accordance with the present invention. - Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings so that they can be readily implemented by those skilled in the art.
-
FIGS. 2A to 2F are cross sectional views sequentially showing formation of a T-gate through a lithography process by using an electron beam in accordance with the present invention. - Referring to 2A, a
first resist 202, asecond resist 204 and athird resist 206 are sequentially coated on asemiconductor substrate 200. For example, a PMMA (Polymethyle Methacrylate) resist is coated in a thickness from 90 nm to 110 nm as thefirst resist 202, and a PMGI (Poly-Dmethylgutarimide) resist is then coated in a thickness from 450 nm to 550 nm as thesecond resist 204, and finally a PMMA-MAA (Polymethyle Methacrylate-Methyle Methacrylate) resist is coated in a thickness from 180 nm to 220 nm as thethird resist 206. Further, thefirst resist 202, thesecond resist 204 and thethird resist 206 can be coated, for example, by a spin-coating technique. Hereinafter, such layered structure of the first, the second, and thethird resist - After coating each resist, baking is performed thereto for about 5 minutes at a temperature from 180° C. to 200° C. After this, the structure is cooled by the air for about 10 minutes, and then a first exposure process is carried out. For example, the first exposure process is performed at an energy level of 90 μC/cm2 to 100 μC/cm2. After finishing the exposure process, the
third resist 206 of the PMMA-MAA resist formed on the top of the structure is selectively developed at room temperature by using a developing solution with a ratio of MIBK:IPA being 1:3, as shown inFIG. 2B . - Next, on the
semiconductor substrate 200 where thethird resist 206 is selectively removed, thesecond resist 204 of the PMGI resist formed at the middle layer is selectively developed at room temperature by using a developing solution such as a PMGI-101 to define an area where a gate head will be formed, as shown inFIG. 2C . At this time, since the third resist 206 and the second resist 204 have electron beam sensitivities different from each other, the area which is formed after developing the second resist 204 has a wide width though the same energy level of the electron beam is irradiated thereto. - Thereafter, a second exposure process is performed on the
semiconductor substrate 200 where the second resist 204 is selectively removed. The second exposure process is performed, for example, at an energy level of 1000 μC/cm2 to 4000 μC/cm2, on a part of the first resist 202 over which the central portion of the area formed by selectively removing the second resist 204 to form the gate head is located. After that, as shown inFIG. 20 , the first resist 202 of the PMMA resist formed at the lowest layer of the structure is selectively developed at a low temperature from −15° C. to −25° C. by using a developing solution with a ratio of MIBK:IPA being 1:3. At this point, the area where the first resist 202 is selectively removed is defined as a gate foot area of which the width is narrower than that of the gate head area defined inFIG. 2C . Here, the gate foot area having the narrow width can have transversal cross sections of bent shapes such as a patterned shape having trapezoids, where each trapezoid is connected to its two adjacent trapezoids without the base lines; a patterned shape having alternating sharp bends at each apex; a patterned shape having curved bends alternating right and left. The fabricating method of the bent shapes will be described in detail later. - Through these processes, the electron beam is irradiated to the first resist 202 of the PMMA resist (the bottom layer of the structure) which remains after developing the gate head part, so the forward scattering due to the resist can be reduced. Further, the effect of the first exposure process can be decreased because the sensitivity of the first resist 202 of the PMMA resist formed at the lowest layer of the structure is reduced due to a low temperature development.
- Subsequently, as shown in
FIG. 2E , metallic materials are deposited, in the area where the first resist 202, the second resist 204 and the third resist 206 are selectively removed according to their electron beam sensitivities, to form a T-gate 208 with a wide gate head and a narrow gate foot. Herein, the T-gate is formed of multiple layers of the metallic materials by using Ti, Pt and Au, for example, and if Ti, Pt and Au are deposited in sequence, the thickness of Ti, Pt, and Au layer can be, for example, from 25 nm to 35 nm, from 10 nm to 20 nm, and from 230 nm to 270 nm, respectively. - Finally, the first resist 202, the second resist 204 and the third resist 206, in which the
T-gate 208 is formed, remaining on thesemiconductor substrate 200 are removed by an asking process using Ar and O2 to form the T-gate 208 on thesemiconductor substrate 200, as shown inFIG. 2F . - Accordingly, in a process of forming transistors of semiconductor devices, T-gates having a relatively wide gate head and a relatively narrow gate foot can be formed through the first and the second exposure process by using the electron beam.
-
FIGS. 3A and 3B are graphs showing the characteristics of a gate developed at a room temperature according to the conventional method and at a low temperature development in accordance with the present invention, respectively, and further show how the exposure process for the T-gate head part has an effect on the formation of the gate foot. That is, each of the graphs shows a comparison result of irradiating the electron beam for the exposure process of both the gate head part and the gate foot part and irradiating the electron beam only for the exposure process of the gate foot part, while coating only the PMMA resist. To be specific,FIGS. 3A and 3B illustrate the comparison results in the cases of developing at aroom temperature 20° C. and at a low temperature −20° C., respectively, for about 30 seconds by using a developing solution with a ratio of MIBK:IPA being 1:3. - As a result of such comparison, in case of the room temperature development shown in
FIG. 3A , it is noted that the minimum gate line width which can be implemented is about 35 nm at 100 pC/cm and it is not completely developed at 90 pC/cm on condition that there is an effect from the exposure process of the gate head part, whereas it is also noted that the minimum gate line width which can be implemented is about 20 nm at 400 pC/cm and it is not completely developed at 360 pC/cm on condition that there is no effect from the exposure process of the gate head part. That is, in case of developing at the room temperature, the minimum gate line width which can be implemented becomes 20 nm to 35 nm by the effect from the exposure process of the gate head part. Accordingly, it can be noted that the room temperature development is not suitable for implementing a small gate. - On the other hand, in case of the low temperature development as shown in
FIG. 3B , it is noted that the minimum gate line width which can be implemented is about 20 nm at 1600 pC/cm on condition that there is an effect from the exposure process of the gate head part, whereas it is also noted that the minimum gate line width which can be implemented is about 20 nm at 2400 pC/cm on condition that there is no effect from the exposure process of the gate head part. That is, in case of developing at the low temperature, the minimum gate line width which can be implemented does not change by the effect from the exposure process of the gate head part. Therefore, it can be noted that the low temperature development is suitable for implementing a small gate because the effect from the exposure process of the gate head part can be prevented. - Accordingly, the finer gate can be formed by developing at a low temperature after performing the first and the second exposure processes which use the electron beam.
-
FIGS. 4A to 4E show the examples of the gate foot formed of a bent shape in accordance with the present invention. - Referring to
FIGS. 4A to 4E , in forming the T-gate having a relativelywide gate head 402 and a relativelynarrow gate foot 404, in accordance with an embodiment of the present invention, the transversal cross section of thegate foot 404 can be of a bent shape, for example, a patterned shape having trapezoids, where each trapezoid is connected to its two adjacent trapezoids without the base lines, as shown inFIG. 4A . Here, regarding the pattern formation according to the bent shape, it is preferable to set a length of h to be from 50 nm to 250 nm and a length of w to be from 0.25 μm to 10 μm as shown inFIG. 4B . In accordance with another embodiment of thegate foot 404 c supporting thegate head 402 c shown inFIG. 4C , the transversal cross section of thegate foot 404 c can be of a patterned shape having alternating sharp bends at each apex. On the other hand, in accordance with still another embodiment of thegate foot 404 d supporting thegate head 402 d shown inFIG. 4D , the transversal cross section of thegate foot 404 d can be of a patterned shape having curved bends alternating right and left. - Further,
FIG. 4E shows an image, taken by an electron microscope, showing a production result of thegate head 402 and thegate foot 404 ofFIG. 4A . As shown inFIG. 4E , since thebent gate foot 404 capable of stably supporting thegate head 402 with a relatively wide width can be formed, a stable schottky contact of the T-gate can be implemented after depositing the metals and removing the resists even if thegate foot 404 is formed to have the width of approximately 35 nm. - Especially, as can be seen by comparing the T-gate having the conventional straight gate foot and the T-gate having the bent gate foot in accordance with the present invention by referring to
FIGS. 1B and 4E , the T-gate with the conventional straight gate foot falls to one side if the width of the gate foot is about 35 nm as shown inFIG. 1B , whereas in case of forming, the T-gate having the gate foot of a bent shape in accordance with the present invention (for example, the patterned shape having trapezoids, where each trapezoid is connected to its adjacent trapezoids without the base lines; the patterned shape having alternating sharp bends at each apex; and the patterned shape having curved bends alternating right and left), the T-gate is stably formed not to fall to one side even if the width of the gate foot is about 35 nm as shown inFIG. 4E . -
FIG. 5 shows an epitaxial structure used in manufacturing a high electron mobility transistor in accordance with the present invention. Here, an In0.2Ga0.8As layer of approximately 12 nm in thickness, an Al0.25Ga0.75AS layer of approximately 3.5 nm in thickness, a silicon delta-doping layer, an Al0.25Ga0.75AS layer of approximately 15 nm in thickness, and an n+GaAS layer of about 40 nm in thickness are deposited sequentially on a GaAs substrate. After performing mesa etching on such structure for about 30 seconds by using a solution with a ratio of H3PO4:H2O2:H2O being 1:1:25 in order to define an active region for forming the transistor, AuGe, Ni, and Au are deposited thereon to have the thickness of approximately 100 nm, 30 nm, and 300 nm, respectively. Sequentially, by performing a thermal process at a temperature of about 430° C. thereto, an ohmic contact layer is formed to form a source region and a drain region. - After that, the T-gate is formed on the semiconductor substrate where both the source region and the drain region are formed by using the electron beam in accordance with the present invention, and then a gate recess is performed by using an etching solution based on citric acids.
- Further,
FIG. 6 shows a high electron mobility transistor having a T-gate, a source and a drain in accordance with the present invention, which is taken by an electron microscope. Here,reference numeral 702 indicates the source of the high electron mobility transistor andreference numeral 704 represents the drain of the high electron mobility transistor whilereference numeral 706 presents the gate of the high electron mobility transistor. It is noted that the T-gate with a gate foot of a bent shape is located between the source region and the drain region. - On the other hand,
FIG. 7A shows the result of measuring the DC characteristics of the high electron mobility transistor fabricated according to the present invention whileFIG. 7B shows the result of measuring the ultrahigh frequency characteristics thereof. As shown inFIG. 7A , the high electron mobility transistor fabricated according to the present invention has a maximum DC gain of about 560 mS/mm, whereas a current gain cutoff frequency and a maximum oscillating frequency fmax thereof are about 200 GHz and about 160 GHz, respectively, as shown inFIG. 7B . Accordingly, it is noted that a high electron mobility transistor with the excellent characteristics can be fabricated. - Therefore, if high electron mobility transistors including a T-gate with a bent gate foot are fabricated through the first and the second exposure processes by using the electron beam in accordance with the present invention, transistors with a T-gate having a size of tens of nanometers can be stably formed.
- In accordance with the present invention, a first, a second and a third resist are coated on a semiconductor substrate, wherein each resist has an electron beam sensitivity different from each other. On the semiconductor substrate where the first, the second and the third resist are coated, a first exposure process using an electron beam is performed, and then the third resist is selectively developed. Thereafter, the second resist is selectively developed to have a developed width wider than that of the third resist in order to define a gate head area. On the semiconductor substrate where the third and the second resist are selectively developed, a second exposure process is performed by using an electron beam, and then the first resist is selectively developed in a bent shape at a temperature lower than in the development of the second and the third resist. Finally, after depositing metallic materials on the first, the second and the third resist which are selectively developed, the first, the second and the third resist are removed to form a T-gate with the gate head and a gate foot. Accordingly, by means of performing the first and the second exposure process by using an electron beam and developing each of the resists by using a developing solution different from each other at a temperature different from each other, a stable T-gate with a bent-shaped gate foot can be fabricated.
- While the invention has been shown and described with respect to the preferred embodiments, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the scope of the invention as defined in the following claims.
Claims (15)
1. A T-gate forming method for a high electron mobility transistor, the method comprising the steps of:
a first step of coating a first resist, a second resist and a third resist, each having an electron beam sensitivity different from each other, on a semiconductor substrate;
a second step of performing a first exposure process by using an electron beam on the semiconductor substrate where the first resist, the second resist and the third resist are coated and then selectively developing the third resist;
a third step of defining a gate head area by selectively developing the second resist to have a developed width wider than that of the third resist;
a fourth step of performing a second exposure process by using an electron beam on the semiconductor substrate where the third resist and the second resist are selectively developed and then selectively developing the first resist in a bent shape at a temperature lower than in the development of the second and the third steps; and
a fifth step of depositing metallic materials on the first resist, the second resist and the third resist which are selectively developed and then removing the first resist, the second resist and the third resist to form a T-gate with the gate head and a gate foot.
2. The method of claim 1 , wherein, as the first resist, a PMMA (Polymethyle Methacrylate) resist is coated with a thickness from 90 nm to 110 nm.
3. The method of claim 1 , wherein, as the second resist, a PMGI (Poly-Dimethylgutarimide) resist is coated with a thickness from 450 nm to 550 nm.
4. The method of claim 1 , wherein, as the third resist, a PMMA-MAA (Polymethyle Methacrylate-Methyle Methacrylate) resist is coated with a thickness from 180 nm to 220 nm.
5. The method of claim 1 , wherein the first exposure process is performed at an energy level of 90 μC/cm2 to 100 μC/cm2.
6. The method of claim 1 , wherein the development at the second step is performed by using a developing solution with a ratio of MIBK:IPA being 1:3.
7. The method of claim 1 , wherein the development at the third step is performed by using a developing solution of PMGI-101.
8. The method of claim 1 , wherein the second exposure process is performed at an energy level of 1000 μC/cm2 to 4000 μC/cm2.
9. The method of claim 1 , wherein the development at the fourth step is performed by using a developing solution with a ratio of MIBK:IPA being 1:3.
10. The method of claim 9 , wherein the development at the fourth step is performed at a temperature from −15° C. to −25° C.
11. The method of claim 1 , wherein a transversal cross section of the bent shape at the fourth step is of a patterned shape having trapezoids, where each trapezoid is connected to its two adjacent trapezoids without the base lines.
12. The method of claim 1 , wherein a transversal cross section of the bent shape at the fourth step is of a patterned shape having alternating sharp bends at each apex.
13. The method of claim 1 , wherein a transversal cross section of the bent shape at the fourth step is of a patterned shape having curved bends alternating right and left.
14. The method of claim 1 , wherein, as the metallic materials, Ti, Pt and Au are sequentially deposited.
15. The method of claim 12 , wherein, as the metallic materials, Ti with a thickness from 25 nm to 35 nm, Pt with a thickness from 10 nm to 20 nm and Au with a thickness from 230 nm to 270 nm are deposited.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/051,277 US20110165766A1 (en) | 2006-11-03 | 2011-03-18 | T-gate forming method for high electron mobility transistor and gate structure thereof |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020060108497A KR100795242B1 (en) | 2006-11-03 | 2006-11-03 | Method for forming gate of semiconductor device and its gate structure |
KR10-2006-0108497 | 2006-11-03 | ||
US11/700,946 US7932540B2 (en) | 2006-11-03 | 2007-02-01 | T-gate forming method for high electron mobility transistor and gate structure thereof |
US13/051,277 US20110165766A1 (en) | 2006-11-03 | 2011-03-18 | T-gate forming method for high electron mobility transistor and gate structure thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/700,946 Division US7932540B2 (en) | 2006-11-03 | 2007-02-01 | T-gate forming method for high electron mobility transistor and gate structure thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110165766A1 true US20110165766A1 (en) | 2011-07-07 |
Family
ID=39217851
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/700,946 Expired - Fee Related US7932540B2 (en) | 2006-11-03 | 2007-02-01 | T-gate forming method for high electron mobility transistor and gate structure thereof |
US13/051,277 Abandoned US20110165766A1 (en) | 2006-11-03 | 2011-03-18 | T-gate forming method for high electron mobility transistor and gate structure thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/700,946 Expired - Fee Related US7932540B2 (en) | 2006-11-03 | 2007-02-01 | T-gate forming method for high electron mobility transistor and gate structure thereof |
Country Status (3)
Country | Link |
---|---|
US (2) | US7932540B2 (en) |
JP (1) | JP4838171B2 (en) |
KR (1) | KR100795242B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110133205A1 (en) * | 2009-12-08 | 2011-06-09 | Sharp Kabushiki Kaisha | Field-effect transistor |
US10170611B1 (en) * | 2016-06-24 | 2019-01-01 | Hrl Laboratories, Llc | T-gate field effect transistor with non-linear channel layer and/or gate foot face |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2446611B (en) * | 2007-02-14 | 2011-08-17 | Bookham Technology Plc | Low creep metallization for optoelectronic applications |
US7943286B2 (en) * | 2007-03-27 | 2011-05-17 | Bae Systems Information And Electronic Systems Integration Inc. | Reproducible, high yield method for fabricating ultra-short T-gates on HFETs |
US7829448B1 (en) * | 2009-10-07 | 2010-11-09 | National Chiao Tung University | Structure of high electron mobility transistor, a device comprising the structure and a method of producing the same |
JP5685918B2 (en) * | 2010-12-10 | 2015-03-18 | 富士通株式会社 | Manufacturing method of semiconductor device |
CN103151252B (en) * | 2013-02-18 | 2015-09-02 | 中国电子科技集团公司第五十五研究所 | A kind of medium assists the manufacture method of twice forming T grid |
TWI717114B (en) | 2019-11-20 | 2021-01-21 | 國立交通大學 | Fabricating method of high electron mobility transistor with short gate length by two steps photolithography |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5497015A (en) * | 1988-11-12 | 1996-03-05 | Sony Corporation | Quantum interference transistor |
US5637899A (en) * | 1995-10-11 | 1997-06-10 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US5652179A (en) * | 1996-04-24 | 1997-07-29 | Watkins-Johnson Company | Method of fabricating sub-micron gate electrode by angle and direct evaporation |
US6037200A (en) * | 1995-03-14 | 2000-03-14 | Matsushita Electric Industrial Co.Ltd. | Compound semiconductor device and fabrication method |
US6153499A (en) * | 1998-04-22 | 2000-11-28 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing semiconductor device |
US6255035B1 (en) * | 1999-03-17 | 2001-07-03 | Electron Vision Corporation | Method of creating optimal photoresist structures used in the manufacture of metal T-gates for high-speed semiconductor devices |
US6387783B1 (en) * | 1999-04-26 | 2002-05-14 | International Business Machines Corporation | Methods of T-gate fabrication using a hybrid resist |
US20030109098A1 (en) * | 2001-10-30 | 2003-06-12 | Fujitsu Limited | Method for making semiconductor device |
US20030153178A1 (en) * | 2002-02-05 | 2003-08-14 | Maile Bernd E. | Method of fabricating a vertically profiled electrode and semiconductor device comprising such an electrode |
US20040152289A1 (en) * | 2001-08-03 | 2004-08-05 | Fujitsu Limited | Semiconductor device with mushroom electrode and manufacture method thereof |
US20040168586A1 (en) * | 2000-10-12 | 2004-09-02 | Board Of Regents, The University Of Texas System | Imprint lithography template having a feature size under 250 nm |
US20040229409A1 (en) * | 2003-05-13 | 2004-11-18 | National Chiao Tung University | Method for fabricating nanometer gate in semiconductor device using thermally reflowed resist technology |
US20050159009A1 (en) * | 2002-08-28 | 2005-07-21 | Fujitsu Limited | Gate electrode and manufacturing method thereof, and semiconductor device and manufacturing method thereof |
US20070099368A1 (en) * | 2005-11-03 | 2007-05-03 | Ahn Ho K | Field effect transistor and method for manufacturing the same |
US20070134862A1 (en) * | 2005-09-12 | 2007-06-14 | Jong Won Lim | Method of fabricating pseudomorphic high electron mobility transistor |
US20070164322A1 (en) * | 2006-01-17 | 2007-07-19 | Cree, Inc. | Methods of fabricating transistors including dielectrically-supported gate electrodes and related devices |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02291109A (en) * | 1989-04-28 | 1990-11-30 | Sony Corp | Development method |
JPH03191533A (en) | 1989-12-21 | 1991-08-21 | Sony Corp | Field-effect transistor |
JPH03192718A (en) * | 1989-12-22 | 1991-08-22 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH04333218A (en) * | 1991-05-08 | 1992-11-20 | Fujitsu Ltd | Resist patterning method |
JPH05181286A (en) | 1991-12-27 | 1993-07-23 | Sony Corp | Improvement in shape of resist pattern |
KR930020720A (en) * | 1992-03-20 | 1993-10-20 | 이헌조 | Transistor structure and manufacturing method with narrow gate electrode |
JP3162497B2 (en) | 1992-08-28 | 2001-04-25 | 富士通株式会社 | Resist developing apparatus and developing method |
JPH07142322A (en) * | 1993-06-18 | 1995-06-02 | Fujitsu Ltd | Method and device for developing resist |
JP2000216169A (en) | 1999-01-22 | 2000-08-04 | Matsushita Electric Ind Co Ltd | Formation of gate electrode |
JP4198418B2 (en) * | 2002-08-14 | 2008-12-17 | 富士通株式会社 | Manufacturing method of fine T-shaped electrode |
-
2006
- 2006-11-03 KR KR1020060108497A patent/KR100795242B1/en not_active IP Right Cessation
-
2007
- 2007-02-01 US US11/700,946 patent/US7932540B2/en not_active Expired - Fee Related
- 2007-02-28 JP JP2007050000A patent/JP4838171B2/en not_active Expired - Fee Related
-
2011
- 2011-03-18 US US13/051,277 patent/US20110165766A1/en not_active Abandoned
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5497015A (en) * | 1988-11-12 | 1996-03-05 | Sony Corporation | Quantum interference transistor |
US6037200A (en) * | 1995-03-14 | 2000-03-14 | Matsushita Electric Industrial Co.Ltd. | Compound semiconductor device and fabrication method |
US5637899A (en) * | 1995-10-11 | 1997-06-10 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US5652179A (en) * | 1996-04-24 | 1997-07-29 | Watkins-Johnson Company | Method of fabricating sub-micron gate electrode by angle and direct evaporation |
US6153499A (en) * | 1998-04-22 | 2000-11-28 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing semiconductor device |
US6255035B1 (en) * | 1999-03-17 | 2001-07-03 | Electron Vision Corporation | Method of creating optimal photoresist structures used in the manufacture of metal T-gates for high-speed semiconductor devices |
US6387783B1 (en) * | 1999-04-26 | 2002-05-14 | International Business Machines Corporation | Methods of T-gate fabrication using a hybrid resist |
US20040168586A1 (en) * | 2000-10-12 | 2004-09-02 | Board Of Regents, The University Of Texas System | Imprint lithography template having a feature size under 250 nm |
US20040152289A1 (en) * | 2001-08-03 | 2004-08-05 | Fujitsu Limited | Semiconductor device with mushroom electrode and manufacture method thereof |
US20030109098A1 (en) * | 2001-10-30 | 2003-06-12 | Fujitsu Limited | Method for making semiconductor device |
US20030207554A1 (en) * | 2001-10-30 | 2003-11-06 | Fujitsu Limited | Method for making semiconductor device |
US20030153178A1 (en) * | 2002-02-05 | 2003-08-14 | Maile Bernd E. | Method of fabricating a vertically profiled electrode and semiconductor device comprising such an electrode |
US20050159009A1 (en) * | 2002-08-28 | 2005-07-21 | Fujitsu Limited | Gate electrode and manufacturing method thereof, and semiconductor device and manufacturing method thereof |
US20040229409A1 (en) * | 2003-05-13 | 2004-11-18 | National Chiao Tung University | Method for fabricating nanometer gate in semiconductor device using thermally reflowed resist technology |
US20070134862A1 (en) * | 2005-09-12 | 2007-06-14 | Jong Won Lim | Method of fabricating pseudomorphic high electron mobility transistor |
US20070099368A1 (en) * | 2005-11-03 | 2007-05-03 | Ahn Ho K | Field effect transistor and method for manufacturing the same |
US20080251858A1 (en) * | 2005-11-03 | 2008-10-16 | Ho Kyun Ahn | Field effect transistor and method for manufacturing the same |
US20070164322A1 (en) * | 2006-01-17 | 2007-07-19 | Cree, Inc. | Methods of fabricating transistors including dielectrically-supported gate electrodes and related devices |
Non-Patent Citations (2)
Title |
---|
Lee, Kang-Sung, Sub-50 nm T-gate pseudomorphic HEMTs using low temperature development method, 2005 5th IEEE Conference on Nanotechnology, Jul 2005 pp1-4 * |
Lin, Cheng Kuo, Single step electron-beam lithography for asymmetric recess and gamma gate in high electron mobility transistor fabrication, J. Vac. Sci. Technol. B, Vol. 22, No. 4, July/Aug 2004,pp. 1723-1726 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110133205A1 (en) * | 2009-12-08 | 2011-06-09 | Sharp Kabushiki Kaisha | Field-effect transistor |
US10170611B1 (en) * | 2016-06-24 | 2019-01-01 | Hrl Laboratories, Llc | T-gate field effect transistor with non-linear channel layer and/or gate foot face |
Also Published As
Publication number | Publication date |
---|---|
US7932540B2 (en) | 2011-04-26 |
JP4838171B2 (en) | 2011-12-14 |
KR100795242B1 (en) | 2008-01-15 |
US20080108188A1 (en) | 2008-05-08 |
JP2008118087A (en) | 2008-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20110165766A1 (en) | T-gate forming method for high electron mobility transistor and gate structure thereof | |
US7419862B2 (en) | Method of fabricating pseudomorphic high electron mobility transistor | |
US7160766B2 (en) | Field-effect semiconductor device and method for making the same | |
US9379327B1 (en) | Photolithography based fabrication of 3D structures | |
US8003300B2 (en) | Methods for fabricating complex micro and nanoscale structures and electronic devices and components made by the same | |
US6204102B1 (en) | Method of fabricating compound semiconductor devices using lift-off of insulating film | |
JP6290283B2 (en) | High electron mobility transistor semiconductor device and manufacturing method thereof | |
US5270228A (en) | Method of fabricating gate electrode in recess | |
JP2008187164A (en) | T-gate formation method and manufacturing method for metamorphic high electron mobility transistor using it | |
EP0903779A2 (en) | Manufacture of field effect transistors | |
US7648867B2 (en) | Method for fabricating a semiconductor device | |
US6727126B2 (en) | Masking member for forming fine electrode and manufacturing method therefor, method for forming electrode, and field effect transistor | |
US4935377A (en) | Method of fabricating microwave FET having gate with submicron length | |
JP5040170B2 (en) | Manufacturing method of semiconductor device | |
US5970328A (en) | Fabrication method of T-shaped gate electrode in semiconductor device | |
US5483089A (en) | Electrically isolated MESFET | |
JP2894485B2 (en) | Method for manufacturing field effect transistor | |
JPH10135239A (en) | Manufacturing method of semiconductor device | |
JP7439551B2 (en) | Manufacturing method of semiconductor device | |
TW202236681A (en) | Asymmetrically angled gate structure and method for making same | |
JPH02220449A (en) | Field-effect transistor and manufacture thereof | |
JP2000243758A (en) | Semiconductor device and its manufacture | |
JPH0684950A (en) | Manufacture of field effect transistor | |
JP2558766B2 (en) | Method for manufacturing semiconductor device | |
JPH11150129A (en) | Semiconductor device and fabrication thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |