US20110131471A1 - Techniques for detecting and correcting errors in a memory device - Google Patents

Techniques for detecting and correcting errors in a memory device Download PDF

Info

Publication number
US20110131471A1
US20110131471A1 US13/026,607 US201113026607A US2011131471A1 US 20110131471 A1 US20110131471 A1 US 20110131471A1 US 201113026607 A US201113026607 A US 201113026607A US 2011131471 A1 US2011131471 A1 US 2011131471A1
Authority
US
United States
Prior art keywords
byte
word
error detection
ecc
correction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/026,607
Inventor
Guillermo Rozas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US13/026,607 priority Critical patent/US20110131471A1/en
Publication of US20110131471A1 publication Critical patent/US20110131471A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C2029/0411Online error correction

Definitions

  • FIG. 1 A conventional memory device 100 is illustrated in FIG. 1 .
  • the memory device includes an array of memory cells 110 , 120 , a row decoder 130 , a column decoder 140 , and error detection/correction logic 150 .
  • the array of memory cells for storing data 110 is extended with additional memory cells for storing error detecting and/or correcting codes 120 .
  • the memory cells for storing the error detection/correction codes 120 store a quantity derived from the memory cells utilized for storing data 110 .
  • the error detection/correction codes allow corrupted data to be detected and corrected most of the time.
  • One conventional error detecting technique extends every 8 bits of data with an additional parity bit used for detecting a single bit error.
  • One conventional error technique extends every 64 bits of data with an additional 8 bits of error correcting code (ECC) to detect and correct single bit errors and to detect double-bit errors without correction.
  • ECC error correcting code
  • Embodiments are directed toward techniques for detecting and correcting errors in a memory device.
  • a memory device includes a data storage area arranged in a plurality of blocks, wherein each block contains a plurality of words.
  • the memory device also includes an error detection/correction storage area for storing error detection/correction bytes corresponding to each word in each block and error detection words corresponding to the words in each block.
  • a method of writing data in a memory device includes computing an error detection/correction byte for each word in a block. An error detection word is computed from the words in the block and an error detection/correction byte is computed for the error detection word. The words, the corresponding error detection/correction bytes, the error detection word and its error detection/correction byte are written to the corresponding block in the memory device.
  • a method of reading data in a memory device includes detecting errors in a word using an error detection/correction byte corresponding to the word and an error detection word corresponding to a block containing the word to be read. Single-bit errors are corrected using the error detection/correction byte, if a single-bit error in the word is detected. A Double-bit error is corrected using the error detection/correction byte and the error detection word, if a double-bit error in the word is detected.
  • FIG. 1 shows a block diagram of a memory device according to the conventional art.
  • FIG. 2 shows a block diagram of a memory device in accordance with one embodiment.
  • FIG. 3 shows a flow diagram of a method of writing data in a memory device in accordance with one embodiment.
  • FIGS. 4A and 4B show a flow diagram of a method of reading data in a memory device in accordance with one embodiment.
  • FIG. 5 shows a block diagram of a memory device in accordance with another embodiment.
  • the memory device may be a computer readable medium, such as dynamic or static random access memory (RAM), read only memory (ROM), flash memory or the like.
  • the memory device includes an array of memory cells 210 , 220 , 230 , a row decoder 240 , a column decoder 250 and error detection/correction logic 260 .
  • the memory cell array includes a data storage area 210 , a word-wise (e.g., row) error detection/correction storage area 220 and a bit-wise (e.g., column) error detection storage area 230 .
  • the data storage area 210 includes an array of memory cells arranged in a plurality of blocks. Each block contains m words. Each word includes n bytes of p bits. A q-bit error detection/correction code is calculated for each word to produce an error detection/correction byte corresponding to the particular word. The error detection/correction byte of each word is stored in the corresponding word-wise error detection/correction storage area 220 . An error detection bit is also calculated from each respective bit in the words of a block to produce an error detection word for each block. The error detection word of each block is stored in the corresponding bit-wise error detection storage area 230 . A q-bit error detection/correction code is also calculated for the error detection word and stored in the corresponding word-wise error detection/correction storage area 220 .
  • the error detection/correction logic 260 may be adapted to generate the error detection/correction bytes and/or the error detection words.
  • the error detection/correction logic 260 may also be adapted to detect and correct single bit errors in a word utilizing the error detection/correction bytes.
  • the error detection/correction logic 260 may also be adapted to detect and correct double-bit errors in a single word in a given block utilizing the error detection/correction bytes of the given block in combination with the error detection word of the given block.
  • error detection/correction logic 260 may be external to the array since it can be shared per access rather then per row or column.
  • the data storage area 210 is organized in 64-bit units. Each 64-bit unit, referred herein to as a word, is arranged as eight 8-bit bytes and extended by an additional 8-bit ECC byte in a word-wise ECC byte storage area 220 .
  • the data storage is further organized in blocks of eight words.
  • the eight words (e.g., eight 8-bit bytes) in each block are extended by an additional parity bit in a bitwise ECC word storage area 230 . That is, bit 0 of byte 0 of the ECC word storage area 230 stores the bit-wise exclusive-or (XOR) of all the words in the data storage area 210 for the given block.
  • XOR bit-wise exclusive-or
  • the parity bits for each respective bit in the eight words form an ECC word of eight bytes of 8-bit each.
  • An ECC byte of the ECC word is determined and stored in the word-wide ECC byte storage area 220 .
  • the data bits arranged in eight words of eight 8-bit byes, the corresponding ECC bytes and the ECC word are illustrated in Table 1.
  • Any conventional double-bit error detection (DED) single-bit error correction (SEC) code may be utilized to generate the error detection/correction bytes. Accordingly, the error detection/correction byte can be utilized to detect two bit errors in the corresponding word and correct a single error in the corresponding word.
  • Any conventional single-bit error detection (SED) code may be utilized to generate the error detection word.
  • the bits of the error detection word are generated by the column-wise parity (e.g., XOR) of all the data bits for the n words in a block. Implementations may use either positive or negative parity to generate the bits of the error detection word.
  • the error detection/correction byte of the error detection word is computed using the selected double-bit error detection single-bit error correction (DED-SEC) code applied to the XOR generated bytes of the error detection word.
  • the method includes computing one or more error detection/correction bytes for each word in a block and one or more error detection words from all the words in the block.
  • the error detection/correction bytes are stored in the respective error detection/correction extension corresponding to the words in the block.
  • the error detection word is stored in an error detection extension corresponding to the block.
  • an error detection/correction byte is computed for the error detection word and stored in a corresponding error detection/correction byte extension.
  • the method of writing data includes computing and storing one or more ECC bytes and one or more ECC words.
  • the method includes writing one or more words in a given block of a memory device, at 310 .
  • an ECC byte is computed for each of the words that are written in the block.
  • the ECC byte may be computed in accordance with any DED-SEC technique.
  • Each ECC byte is written to a corresponding portion of the ECC byte extension of the given block, at 330 .
  • the ECC byte extension of the given block may be located adjacent to the block and arranged along the rows of the block.
  • the ECC byte extension may be organized based on a plurality of blocks, one or more pages, one or more sectors, one or more banks, or the like.
  • parity bits are computed from all corresponding data bits of all the words in the block to generate an ECC word. That is a column-wise exclusive-OR (XOR) is calculated for each of the respective data bits of the words 0 through n of the block.
  • the ECC word is written to the ECC word extension of the given block at 350 .
  • the ECC word extension of the given block may be located adjacent to the block and arranged as an additional row in the block.
  • the ECC word extension may be located adjacent to the block and arranged along the rows of the block by dividing the ECC word into n chunks, as described in more detail with reference to FIG. 5 .
  • an ECC byte of the ECC word is computed.
  • the ECC byte of the ECC word is written to the corresponding ECC byte extension, at 370 . Accordingly, the bits corresponding to the ECC byte for the ECC word is the double-bit detection single-bit error correction code of the parity bits forming the ECC word.
  • the method of reading data includes detecting data errors using the error detection/correction bytes. Single-bit errors within a data word are corrected using the error detection/correction bytes. In addition, a double-bit error in a single word of a block is corrected using the error detection word. In one implementation, the method of reading includes detecting data errors and correcting the errors using one or more ECC bytes and one or more ECC words.
  • each word in a block, the corresponding ECC byte, and the ECC word for the block is read, at 405 .
  • each word is checked against the corresponding ECC byte. It is determined from the check whether: 1) the ECC byte indicates that there is no error in the corresponding word 415 , 2) the ECC byte indicates a single-bit error in the corresponding word 420 , or 3) the ECC byte indicates a multi-bit error in the corresponding word 425 .
  • the check, at 410 is repeated for each word read in the block 430 .
  • the read process is done, at 440 . If the ECC byte indicates a single bit error in a given corresponding word, then the error in the given word is corrected according to the ECC algorithm that is utilized, at 420 . At 445 , the corrected quantity is stored back in the corresponding word, if there were no multiple-bit errors in any of the words read in the block. After the single-bit errors are corrected and stored back in the memory array, the read process is done 440 , if there were no multiple-bit errors in any of the words.
  • a report may be sent to the operating system, application that generated the read request, or the like, indicating that an uncorrectable memory read error has occurred.
  • the ECC word is recomputed from the data words.
  • the re-computed ECC word is than stored back, at 460 , and the read process is done, at 465 .
  • the corrected bits for all the other data words and the ECC word, and the uncorrected bits for the data word with the multi-bit error are used to correct the multi-bit error, at 470 .
  • the column parities from the data words are re-computed as if computing the ECC word anew, at 475 .
  • the re-computed ECC word is compared to the ECC word as read. For any bit position in which the re-computed ECC word differs from the ECC word as read, the corresponding bit in the data word with the multi-bit error is flipped, at 485 .
  • the errors in the data word with multi-bit errors may all be in the ECC byte corresponding to the data word rather than the data bits. In such cases there may not be any data bits to flip.
  • the newly-corrected data bits in the data word, with the multi-bit error are used to re-compute the data word's ECC byte.
  • the corrected data word that had the multi-bit error and the re-computed ECC byte are stored back, at 495 .
  • the memory read process is done, at 497 .
  • the memory device includes an array of memory cells 510 , 520 , 530 , a row decoder 540 , a column decoder 550 and error detection/correction logic 560 .
  • the memory cell array includes a data storage area 510 and an error detection/correction extension 520 , 530 .
  • the data storage area 510 includes an array of memory cells that are arranged in a plurality of blocks. Each block contains m words. Each word includes n bytes of p bits. A q-bit error detection/correction code is calculated for each word to produce an error detection/correction byte corresponding to the particular word. The error detection/correction byte of each word is stored in a first portion of the corresponding error detection/correction extension 520 . An error detection bit is also calculated from each respective bit of a corresponding block of m words to produce an error detection word for each block. An error detection/correction byte is also calculated for the error detection word. The error detection word and the corresponding error detection/correction byte are divided into m chunks. The respective chunks of the error detection word and corresponding error detection/correction byte are stored in a second portion of the corresponding error detection/correction extension 530 .
  • the data storage area 510 is organized in 64-bit units.
  • Each 64-bit unit referred herein to as a word, is arranged as eight 8-bit bytes and extended by an additional 8-bit ECC byte and an additional 9-bit ECC word chunks.
  • the ECC word chunks include the ECC word and the ECC byte of the ECC word.
  • the data bits arranged in eight words of eight 8-bit byes, the corresponding ECC bytes and the ECC word chunks are illustrated in Table 2.
  • any conventional double-bit error detection (DED) single-bit error correction (SEC) code may be utilized to generate the error detection/correction bytes.
  • the error detection/correction byte can be utilized to detect two bit errors in the corresponding word and correct a single error in the corresponding word.
  • the bits of the error detection word are generated by the column-wise parity (e.g., XOR) of all the data bits for words 0 - 7 . That is, bit 0 of byte 0 of the error detection word is the exclusive-OR of all the bits 0 of all the bytes 0 of all the data words. Implementations may use either positive or negative parity to generate the bits of the error detection word.
  • the error detection/correction byte of the error detection word is computed using the selected DED-SEC algorithm applied to the XOR generated bytes of the error detection word.
  • single-bit errors due to soft errors do not become double-bit errors due to additional soft errors.
  • hard errors are not corrected, such errors are not aggravated either.
  • the embodiments also advantageously utilize less of the memory cell array to detect and correct two-bit errors in a given block of memory.
  • the embodiments also do not incur as much memory latency as conventional double-bit error detection and correction techniques.

Abstract

A technique for detecting and correcting errors in a memory device, in accordance with one embodiment, includes a data storage area arranged in a plurality of blocks, wherein each block contains a plurality of words. The memory device also includes an error detection/correction storage area for storing error detection/correction bytes corresponding to each word in each block and error detection words corresponding to each block.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a Continuation of and claims priority to U.S. patent application Ser. No. 11/395,710, filed on Mar. 31, 2006, which is hereby incorporated by reference in its entirety.
  • BACKGROUND
  • In the conventional art various forms of error detection and correction are utilized to correct errors in memories, such as caches, system memory, frame buffers and the like that are implemented using static and dynamic random access memory (RAM), read only memory (ROM), and the like. A conventional memory device 100 is illustrated in FIG. 1. The memory device includes an array of memory cells 110, 120, a row decoder 130, a column decoder 140, and error detection/correction logic 150. Typically, the array of memory cells for storing data 110 is extended with additional memory cells for storing error detecting and/or correcting codes 120. The memory cells for storing the error detection/correction codes 120 store a quantity derived from the memory cells utilized for storing data 110. The error detection/correction codes allow corrupted data to be detected and corrected most of the time. One conventional error detecting technique extends every 8 bits of data with an additional parity bit used for detecting a single bit error. One conventional error technique extends every 64 bits of data with an additional 8 bits of error correcting code (ECC) to detect and correct single bit errors and to detect double-bit errors without correction.
  • Other techniques for detecting and correcting multi-bit errors have been developed. However, conventional methods for detecting and correction multi-bit errors consume a large portion of the memory cell array and/or result in undesirable memory latency.
  • SUMMARY
  • Embodiments are directed toward techniques for detecting and correcting errors in a memory device. In one embodiment, a memory device includes a data storage area arranged in a plurality of blocks, wherein each block contains a plurality of words. The memory device also includes an error detection/correction storage area for storing error detection/correction bytes corresponding to each word in each block and error detection words corresponding to the words in each block.
  • In another embodiment, a method of writing data in a memory device includes computing an error detection/correction byte for each word in a block. An error detection word is computed from the words in the block and an error detection/correction byte is computed for the error detection word. The words, the corresponding error detection/correction bytes, the error detection word and its error detection/correction byte are written to the corresponding block in the memory device.
  • In yet another embodiment, a method of reading data in a memory device includes detecting errors in a word using an error detection/correction byte corresponding to the word and an error detection word corresponding to a block containing the word to be read. Single-bit errors are corrected using the error detection/correction byte, if a single-bit error in the word is detected. A Double-bit error is corrected using the error detection/correction byte and the error detection word, if a double-bit error in the word is detected.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Embodiments are illustrated by way of example and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
  • FIG. 1 shows a block diagram of a memory device according to the conventional art.
  • FIG. 2 shows a block diagram of a memory device in accordance with one embodiment.
  • FIG. 3 shows a flow diagram of a method of writing data in a memory device in accordance with one embodiment.
  • FIGS. 4A and 4B show a flow diagram of a method of reading data in a memory device in accordance with one embodiment.
  • FIG. 5 shows a block diagram of a memory device in accordance with another embodiment.
  • DETAILED DESCRIPTION
  • Reference will now be made in detail to the embodiments, examples of which are illustrated in the accompanying drawings. While this disclosure will be described in conjunction with these embodiments, it will be understood that they are not intended to limit the disclosure to these embodiments. On the contrary, the disclosure is intended to cover alternatives, modifications and equivalents, which may be included within the scope of the disclosure as defined by the appended claims. Furthermore, in the following detailed description, numerous specific details are set forth in order to provide a thorough understanding. However, it is understood that embodiments may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the disclosure.
  • Referring to FIG. 2, an exemplary memory device, in accordance with one embodiment, is shown. The memory device may be a computer readable medium, such as dynamic or static random access memory (RAM), read only memory (ROM), flash memory or the like. The memory device includes an array of memory cells 210, 220, 230, a row decoder 240, a column decoder 250 and error detection/correction logic 260. The memory cell array includes a data storage area 210, a word-wise (e.g., row) error detection/correction storage area 220 and a bit-wise (e.g., column) error detection storage area 230.
  • The data storage area 210 includes an array of memory cells arranged in a plurality of blocks. Each block contains m words. Each word includes n bytes of p bits. A q-bit error detection/correction code is calculated for each word to produce an error detection/correction byte corresponding to the particular word. The error detection/correction byte of each word is stored in the corresponding word-wise error detection/correction storage area 220. An error detection bit is also calculated from each respective bit in the words of a block to produce an error detection word for each block. The error detection word of each block is stored in the corresponding bit-wise error detection storage area 230. A q-bit error detection/correction code is also calculated for the error detection word and stored in the corresponding word-wise error detection/correction storage area 220.
  • The error detection/correction logic 260 may be adapted to generate the error detection/correction bytes and/or the error detection words. The error detection/correction logic 260 may also be adapted to detect and correct single bit errors in a word utilizing the error detection/correction bytes. In addition, the error detection/correction logic 260 may also be adapted to detect and correct double-bit errors in a single word in a given block utilizing the error detection/correction bytes of the given block in combination with the error detection word of the given block. Although the memory device is discussed herein as having error detection/correction logic 260 coupled to a single array of memory cells 210, 220, 230, it is understood that the error detection/correction logic 260 may be external to the array since it can be shared per access rather then per row or column.
  • In an exemplary implementation, the data storage area 210 is organized in 64-bit units. Each 64-bit unit, referred herein to as a word, is arranged as eight 8-bit bytes and extended by an additional 8-bit ECC byte in a word-wise ECC byte storage area 220. The data storage is further organized in blocks of eight words. The eight words (e.g., eight 8-bit bytes) in each block are extended by an additional parity bit in a bitwise ECC word storage area 230. That is, bit 0 of byte 0 of the ECC word storage area 230 stores the bit-wise exclusive-or (XOR) of all the words in the data storage area 210 for the given block. The parity bits for each respective bit in the eight words form an ECC word of eight bytes of 8-bit each. An ECC byte of the ECC word is determined and stored in the word-wide ECC byte storage area 220. The data bits arranged in eight words of eight 8-bit byes, the corresponding ECC bytes and the ECC word are illustrated in Table 1.
  • TABLE 1
    [word 0] byte 0 byte 1 byte 2 byte 3 byte 4 byte 5 byte 6 byte 7 ECC byte
    [word 1] byte 0 byte 1 byte 2 byte 3 byte 4 byte 5 byte 6 byte 7 ECC byte
    [word 2] byte 0 byte 1 byte 2 byte 3 byte 4 byte 5 byte 6 byte 7 ECC byte
    [word 3] byte 0 byte 1 byte 2 byte 3 byte 4 byte 5 byte 6 byte 7 ECC byte
    [word 4] byte 0 byte 1 byte 2 byte 3 byte 4 byte 5 byte 6 byte 7 ECC byte
    [word 5] byte 0 byte 1 byte 2 byte 3 byte 4 byte 5 byte 6 byte 7 ECC byte
    [word 6] byte 0 byte 1 byte 2 byte 3 byte 4 byte 5 byte 6 byte 7 ECC byte
    [word 7] byte 0 byte 1 byte 2 byte 3 byte 4 byte 5 byte 6 byte 7 ECC byte
    [ECC word] byte 0 byte 1 byte 2 byte 3 byte 4 byte 5 byte 6 byte 7 ECC byte
  • Any conventional double-bit error detection (DED) single-bit error correction (SEC) code may be utilized to generate the error detection/correction bytes. Accordingly, the error detection/correction byte can be utilized to detect two bit errors in the corresponding word and correct a single error in the corresponding word. Any conventional single-bit error detection (SED) code may be utilized to generate the error detection word. For example, in one implementation, the bits of the error detection word are generated by the column-wise parity (e.g., XOR) of all the data bits for the n words in a block. Implementations may use either positive or negative parity to generate the bits of the error detection word. The error detection/correction byte of the error detection word is computed using the selected double-bit error detection single-bit error correction (DED-SEC) code applied to the XOR generated bytes of the error detection word.
  • Referring now to FIG. 3, a method of writing data in a memory device, in accordance with one embodiment, is shown. The method includes computing one or more error detection/correction bytes for each word in a block and one or more error detection words from all the words in the block. The error detection/correction bytes are stored in the respective error detection/correction extension corresponding to the words in the block. The error detection word is stored in an error detection extension corresponding to the block. In addition, an error detection/correction byte is computed for the error detection word and stored in a corresponding error detection/correction byte extension. In one implementation, the method of writing data includes computing and storing one or more ECC bytes and one or more ECC words.
  • More specifically, the method includes writing one or more words in a given block of a memory device, at 310. At 320, an ECC byte is computed for each of the words that are written in the block. The ECC byte may be computed in accordance with any DED-SEC technique. Each ECC byte is written to a corresponding portion of the ECC byte extension of the given block, at 330. In one implementation, the ECC byte extension of the given block may be located adjacent to the block and arranged along the rows of the block. In other embodiments, the ECC byte extension may be organized based on a plurality of blocks, one or more pages, one or more sectors, one or more banks, or the like.
  • At 340, parity bits are computed from all corresponding data bits of all the words in the block to generate an ECC word. That is a column-wise exclusive-OR (XOR) is calculated for each of the respective data bits of the words 0 through n of the block. The ECC word is written to the ECC word extension of the given block at 350. In one implementation, the ECC word extension of the given block may be located adjacent to the block and arranged as an additional row in the block. In another embodiment, the ECC word extension may be located adjacent to the block and arranged along the rows of the block by dividing the ECC word into n chunks, as described in more detail with reference to FIG. 5.
  • At 360, an ECC byte of the ECC word is computed. The ECC byte of the ECC word is written to the corresponding ECC byte extension, at 370. Accordingly, the bits corresponding to the ECC byte for the ECC word is the double-bit detection single-bit error correction code of the parity bits forming the ECC word.
  • Referring now to FIG. 4, a method of reading data in a memory device, in accordance with one embodiment, is shown. The method of reading data includes detecting data errors using the error detection/correction bytes. Single-bit errors within a data word are corrected using the error detection/correction bytes. In addition, a double-bit error in a single word of a block is corrected using the error detection word. In one implementation, the method of reading includes detecting data errors and correcting the errors using one or more ECC bytes and one or more ECC words.
  • More specifically, each word in a block, the corresponding ECC byte, and the ECC word for the block is read, at 405. At 410, each word is checked against the corresponding ECC byte. It is determined from the check whether: 1) the ECC byte indicates that there is no error in the corresponding word 415, 2) the ECC byte indicates a single-bit error in the corresponding word 420, or 3) the ECC byte indicates a multi-bit error in the corresponding word 425. The check, at 410, is repeated for each word read in the block 430.
  • If there are no errors in any of the words read in the block, at 435, then the read process is done, at 440. If the ECC byte indicates a single bit error in a given corresponding word, then the error in the given word is corrected according to the ECC algorithm that is utilized, at 420. At 445, the corrected quantity is stored back in the corresponding word, if there were no multiple-bit errors in any of the words read in the block. After the single-bit errors are corrected and stored back in the memory array, the read process is done 440, if there were no multiple-bit errors in any of the words.
  • If there are multi-bit errors in more than one word in the block, then the errors are uncorrectable, at 450. A report may be sent to the operating system, application that generated the read request, or the like, indicating that an uncorrectable memory read error has occurred.
  • At 455, if there is a multi-bit error in the ECC word, than the ECC word is recomputed from the data words. The re-computed ECC word is than stored back, at 460, and the read process is done, at 465.
  • If there is a multi-bit error in a single data word, then the corrected bits for all the other data words and the ECC word, and the uncorrected bits for the data word with the multi-bit error are used to correct the multi-bit error, at 470. In particular, the column parities from the data words are re-computed as if computing the ECC word anew, at 475. At 480, the re-computed ECC word is compared to the ECC word as read. For any bit position in which the re-computed ECC word differs from the ECC word as read, the corresponding bit in the data word with the multi-bit error is flipped, at 485. It is to be noted that the errors in the data word with multi-bit errors may all be in the ECC byte corresponding to the data word rather than the data bits. In such cases there may not be any data bits to flip.
  • At 490, the newly-corrected data bits in the data word, with the multi-bit error, are used to re-compute the data word's ECC byte. The corrected data word that had the multi-bit error and the re-computed ECC byte are stored back, at 495. Once the corrected data word and re-computed ECC byte are stored the memory read process is done, at 497.
  • Those skilled in the art appreciate that adding extra rows in the memory array to store the corresponding ECC word of each block complicates the address decoding. Accordingly, it may be advantageous to store the ECC word of each block as extensions of each word in the block. Referring now to FIG. 5, an exemplary memory device, in accordance with another embodiment, is shown. The memory device includes an array of memory cells 510, 520, 530, a row decoder 540, a column decoder 550 and error detection/correction logic 560. The memory cell array includes a data storage area 510 and an error detection/ correction extension 520, 530.
  • The data storage area 510 includes an array of memory cells that are arranged in a plurality of blocks. Each block contains m words. Each word includes n bytes of p bits. A q-bit error detection/correction code is calculated for each word to produce an error detection/correction byte corresponding to the particular word. The error detection/correction byte of each word is stored in a first portion of the corresponding error detection/correction extension 520. An error detection bit is also calculated from each respective bit of a corresponding block of m words to produce an error detection word for each block. An error detection/correction byte is also calculated for the error detection word. The error detection word and the corresponding error detection/correction byte are divided into m chunks. The respective chunks of the error detection word and corresponding error detection/correction byte are stored in a second portion of the corresponding error detection/correction extension 530.
  • In an exemplary implementation, the data storage area 510 is organized in 64-bit units. Each 64-bit unit, referred herein to as a word, is arranged as eight 8-bit bytes and extended by an additional 8-bit ECC byte and an additional 9-bit ECC word chunks. The ECC word chunks include the ECC word and the ECC byte of the ECC word. The data bits arranged in eight words of eight 8-bit byes, the corresponding ECC bytes and the ECC word chunks are illustrated in Table 2.
  • TABLE 2
    [word 0] byte 0 byte 1 . . . byte 7 ECC byte ECC word chnk 0
    [word 1] byte 0 byte 1 . . . byte 7 ECC byte ECC word chnk 1
    [word 2] byte 0 byte 1 . . . byte 7 ECC byte ECC word chnk 2
    [word 3] byte 0 byte 1 . . . byte 7 ECC byte ECC word chnk 3
    [word 4] byte 0 byte 1 . . . byte 7 ECC byte ECC word chnk 4
    [word 5] byte 0 byte 1 . . . byte 7 ECC byte ECC word chnk 5
    [word 6] byte 0 byte 1 . . . byte 7 ECC byte ECC word chnk 6
    [word 7] byte 0 byte 1 . . . byte 7 ECC byte ECC word chnk 7
  • Any conventional double-bit error detection (DED) single-bit error correction (SEC) code may be utilized to generate the error detection/correction bytes. Accordingly, the error detection/correction byte can be utilized to detect two bit errors in the corresponding word and correct a single error in the corresponding word. The bits of the error detection word are generated by the column-wise parity (e.g., XOR) of all the data bits for words 0-7. That is, bit 0 of byte 0 of the error detection word is the exclusive-OR of all the bits 0 of all the bytes 0 of all the data words. Implementations may use either positive or negative parity to generate the bits of the error detection word. The error detection/correction byte of the error detection word is computed using the selected DED-SEC algorithm applied to the XOR generated bytes of the error detection word.
  • In accordance with embodiments, single-bit errors due to soft errors do not become double-bit errors due to additional soft errors. In addition, although hard errors are not corrected, such errors are not aggravated either. The embodiments also advantageously utilize less of the memory cell array to detect and correct two-bit errors in a given block of memory. The embodiments also do not incur as much memory latency as conventional double-bit error detection and correction techniques.
  • The foregoing descriptions of specific embodiments have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the disclosure to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the disclosure and its practical application, to thereby enable others skilled in the art to best utilize the disclosure and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the disclosure be defined by the Claims appended hereto and their equivalents.

Claims (20)

1. A memory device comprising:
a first type of error information based on a first group of data; and
a second type of error information based on a second group of the data, wherein the second group is greater than the first group.
2. The memory device of claim 1, wherein the first group is a word.
3. The memory device of claim 2, wherein the second group is a block of words.
4. The memory device of claim 1, wherein the first type of error information comprises error detection and correction information.
5. The memory device of claim 1, wherein the second type of error information comprises error detection information.
6. The memory device of claim 1, wherein the first type of error information comprises a byte of bits.
7. The memory device of claim 6, wherein the second type of error information comprises a word of bytes.
8. A method comprising:
determining a first type of error information by using a first group of data;
determining a second type of error information by using a second group of the data, wherein the second group is greater than the first group; and
storing the first type of error information and the second type of error information in a memory.
9. The method of claim 8, wherein the first group is a word.
10. The method of claim 9, wherein the second group is a block of words.
11. The method of claim 8, wherein the first type of error information comprises error detection and correction information.
12. The method of claim 8, wherein the second type of error information comprises error detection information.
13. The method of claim 8, wherein the first type of error information comprises a byte of bits.
14. The method of claim 13, wherein the second type of error information comprises a word of bytes.
15. A method comprising:
detecting an error in data, wherein said detecting includes:
using a first type of error information that is calculated from a first group of the data, and
using a second type of error information that is calculated from a second group of the data, wherein the second group is greater than the first group; and
correcting the error by using at least one of the first type of error information and the second type of error information.
16. The method of claim 15, wherein the first group is a word.
17. The method of claim 16, wherein the second group is a block of words.
18. The method of claim 15, wherein the first type of error information comprises error detection and correction information.
19. The method of claim 15, wherein the second type of error information comprises error detection information.
20. The method of claim 15, wherein the first type of error information comprises a byte of bits, and wherein the second type of error information comprises a word of bytes.
US13/026,607 2006-03-31 2011-02-14 Techniques for detecting and correcting errors in a memory device Abandoned US20110131471A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/026,607 US20110131471A1 (en) 2006-03-31 2011-02-14 Techniques for detecting and correcting errors in a memory device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/395,710 US7904789B1 (en) 2006-03-31 2006-03-31 Techniques for detecting and correcting errors in a memory device
US13/026,607 US20110131471A1 (en) 2006-03-31 2011-02-14 Techniques for detecting and correcting errors in a memory device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/395,710 Continuation US7904789B1 (en) 2006-03-31 2006-03-31 Techniques for detecting and correcting errors in a memory device

Publications (1)

Publication Number Publication Date
US20110131471A1 true US20110131471A1 (en) 2011-06-02

Family

ID=43639416

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/395,710 Expired - Fee Related US7904789B1 (en) 2006-03-31 2006-03-31 Techniques for detecting and correcting errors in a memory device
US13/026,607 Abandoned US20110131471A1 (en) 2006-03-31 2011-02-14 Techniques for detecting and correcting errors in a memory device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/395,710 Expired - Fee Related US7904789B1 (en) 2006-03-31 2006-03-31 Techniques for detecting and correcting errors in a memory device

Country Status (1)

Country Link
US (2) US7904789B1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9600365B2 (en) * 2013-04-16 2017-03-21 Microsoft Technology Licensing, Llc Local erasure codes for data storage
US11886295B2 (en) 2022-01-31 2024-01-30 Pure Storage, Inc. Intra-block error correction

Citations (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3303463A (en) * 1963-03-04 1967-02-07 Ibm Error detection and correction apparatus for character readers
US3573745A (en) * 1968-12-04 1971-04-06 Bell Telephone Labor Inc Group queuing
US3949208A (en) * 1974-12-31 1976-04-06 International Business Machines Corporation Apparatus for detecting and correcting errors in an encoded memory word
US4211997A (en) * 1978-11-03 1980-07-08 Ampex Corporation Method and apparatus employing an improved format for recording and reproducing digital audio
US4321477A (en) * 1976-02-11 1982-03-23 Automation System, Inc. Energy management apparatus and method
US4371963A (en) * 1980-12-24 1983-02-01 Ncr Corporation Method and apparatus for detecting and correcting errors in a memory
US4850027A (en) * 1985-07-26 1989-07-18 International Business Machines Corporation Configurable parallel pipeline image processing system
US4866712A (en) * 1988-02-19 1989-09-12 Bell Communications Research, Inc. Methods and apparatus for fault recovery
US4980852A (en) * 1986-12-30 1990-12-25 International Business Machines Corporation Non-locking queueing mechanism for enabling a receiver device to read from a queue without access synchronization with a sending device
US5163151A (en) * 1990-03-22 1992-11-10 Square D Company System for processing and prioritizing alarms from devices on data communications network
US5274646A (en) * 1991-04-17 1993-12-28 International Business Machines Corporation Excessive error correction control
US5471510A (en) * 1991-10-04 1995-11-28 Alcatel Cit Asynchronous transfer mode digital telecommunication network terminal equipment synchronization device
US5544319A (en) * 1992-03-25 1996-08-06 Encore Computer U.S., Inc. Fiber optic memory coupling system with converter transmitting and receiving bus data in parallel fashion and diagnostic data in serial fashion
US5610929A (en) * 1994-03-11 1997-03-11 Fujitsu Limited Multibyte error correcting system
US5623506A (en) * 1994-01-28 1997-04-22 International Business Machines Corporation Method and structure for providing error correction code within a system having SIMMs
US5632028A (en) * 1995-03-03 1997-05-20 Hal Computer Systems, Inc. Hardware support for fast software emulation of unimplemented instructions
US5638312A (en) * 1995-03-03 1997-06-10 Hal Computer Systems, Inc. Method and apparatus for generating a zero bit status flag in a microprocessor
US5644742A (en) * 1995-02-14 1997-07-01 Hal Computer Systems, Inc. Processor structure and method for a time-out checkpoint
US5680566A (en) * 1995-03-03 1997-10-21 Hal Computer Systems, Inc. Lookaside buffer for inputting multiple address translations in a computer system
US5687353A (en) * 1995-03-03 1997-11-11 Hal Computer Systems, Inc. Merging data using a merge code from a look-up table and performing ECC generation on the merged data
US5689673A (en) * 1995-02-14 1997-11-18 Hal Computer Systems, Inc. Apparatus and method for controlling instruction flow by using a matrix of transmission gates in super-scaler microprocessor and selectively delaying microprocessor instruction execution based on resource availability
US5708788A (en) * 1995-03-03 1998-01-13 Fujitsu, Ltd. Method for adjusting fetch program counter in response to the number of instructions fetched and issued
US5740414A (en) * 1995-02-14 1998-04-14 Hal Computer Systems, Inc. Method and apparatus for coordinating the use of physical registers in a microprocessor
US5745726A (en) * 1995-03-03 1998-04-28 Fujitsu, Ltd Method and apparatus for selecting the oldest queued instructions without data dependencies
US5751773A (en) * 1992-03-12 1998-05-12 Ntp Incorporated System for wireless serial transmission of encoded information
US5757826A (en) * 1995-07-12 1998-05-26 Quantum Corporation Word-wise processing for reed-solomon codes
US5776805A (en) * 1995-12-29 1998-07-07 Lg Semicon Co., Ltd. Method for manufacturing MESFET
US5784586A (en) * 1995-02-14 1998-07-21 Fujitsu Limited Addressing method for executing load instructions out of order with respect to store instructions
US5835962A (en) * 1995-03-03 1998-11-10 Fujitsu Limited Parallel access micro-TLB to speed up address translation
US5860152A (en) * 1995-03-03 1999-01-12 Fujitsu Limited Method and apparatus for rapid computation of target addresses for relative control transfer instructions
US5896528A (en) * 1995-03-03 1999-04-20 Fujitsu Limited Superscalar processor with multiple register windows and speculative return address generation
US5909541A (en) * 1993-07-14 1999-06-01 Honeywell Inc. Error detection and correction for data stored across multiple byte-wide memory devices
US5953265A (en) * 1997-09-29 1999-09-14 Emc Corporation Memory having error detection and correction
US6035369A (en) * 1995-10-19 2000-03-07 Rambus Inc. Method and apparatus for providing a memory with write enable information
US6367046B1 (en) * 1992-09-23 2002-04-02 International Business Machines Corporation Multi-bit error correction system
US6417788B1 (en) * 1999-07-09 2002-07-09 Maxtor Corporation High rate runlength limited codes for 10-bit ECC symbols
US6446224B1 (en) * 1995-03-03 2002-09-03 Fujitsu Limited Method and apparatus for prioritizing and handling errors in a computer system
US6604222B1 (en) * 1999-04-30 2003-08-05 Rockwell Collins, Inc. Block code to efficiently correct adjacent data and/or check bit errors
US6708258B1 (en) * 2001-06-14 2004-03-16 Cisco Technology, Inc. Computer system for eliminating memory read-modify-write operations during packet transfers
US20040123213A1 (en) * 2002-12-23 2004-06-24 Welbon Edward Hugh System and method for correcting data errors
US20040143399A1 (en) * 2003-01-22 2004-07-22 Lee Weng ANOVA method for data analysis
US6772383B1 (en) * 1999-05-27 2004-08-03 Intel Corporation Combined tag and data ECC for enhanced soft error recovery from cache tag errors
US20040153952A1 (en) * 2003-02-04 2004-08-05 Sharma Debendra Das CRC encoding scheme for conveying status information
US6981176B2 (en) * 1999-05-10 2005-12-27 Delphi Technologies, Inc. Secured microcontroller architecture
US20060080589A1 (en) * 2004-10-07 2006-04-13 Lsi Logic Corporation Memory interface with write buffer and encoder
US20060156190A1 (en) * 2004-12-29 2006-07-13 Zoran Corporation System and method for efficient use of memory device bandwidth
US7114119B1 (en) * 2002-04-19 2006-09-26 Ncr Corp. Detecting and correcting errors in data
US7178089B1 (en) * 2000-08-23 2007-02-13 Telefonaktiebolaget Lm Ericsson (Publ) Two stage date packet processing scheme
US20070079217A1 (en) * 2005-09-30 2007-04-05 Haugan Rodger D Method and apparatus for implementing error correction coding in a random access memory
US7278078B2 (en) * 1996-04-30 2007-10-02 Texas Instruments Incorporated Built-in self-test arrangement for integrated circuit memory devices
US20080288845A1 (en) * 2007-05-15 2008-11-20 Texas Instruments Incorporated Range Extension and Noise Mitigation For Wireless Communication Links Utilizing a CRC Based Single and Multiple Bit Error Correction Mechanism
US20090037793A1 (en) * 2001-02-07 2009-02-05 Cheng-Te Chuang Method for error processing in optical disk memories
US7587658B1 (en) * 2005-01-03 2009-09-08 Sun Microsystems, Inc. ECC encoding for uncorrectable errors
US20120240010A1 (en) * 2006-01-11 2012-09-20 Yuanlong Wang Unidirectional Error Code Transfer for Both Read and Write Data Transmitted via Bidirectional Data Link
US20130047054A1 (en) * 2009-04-02 2013-02-21 David R. Resnick Extended single-bit error correction and multiple-bit error detection
US20130139032A1 (en) * 2005-06-03 2013-05-30 Ely K. Tsern Memory System With Error Detection And Retry Modes Of Operation

Patent Citations (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3303463A (en) * 1963-03-04 1967-02-07 Ibm Error detection and correction apparatus for character readers
US3573745A (en) * 1968-12-04 1971-04-06 Bell Telephone Labor Inc Group queuing
US3949208A (en) * 1974-12-31 1976-04-06 International Business Machines Corporation Apparatus for detecting and correcting errors in an encoded memory word
US4321477A (en) * 1976-02-11 1982-03-23 Automation System, Inc. Energy management apparatus and method
US4211997A (en) * 1978-11-03 1980-07-08 Ampex Corporation Method and apparatus employing an improved format for recording and reproducing digital audio
US4371963A (en) * 1980-12-24 1983-02-01 Ncr Corporation Method and apparatus for detecting and correcting errors in a memory
US4850027A (en) * 1985-07-26 1989-07-18 International Business Machines Corporation Configurable parallel pipeline image processing system
US4980852A (en) * 1986-12-30 1990-12-25 International Business Machines Corporation Non-locking queueing mechanism for enabling a receiver device to read from a queue without access synchronization with a sending device
US4866712A (en) * 1988-02-19 1989-09-12 Bell Communications Research, Inc. Methods and apparatus for fault recovery
US5163151A (en) * 1990-03-22 1992-11-10 Square D Company System for processing and prioritizing alarms from devices on data communications network
US5274646A (en) * 1991-04-17 1993-12-28 International Business Machines Corporation Excessive error correction control
US5471510A (en) * 1991-10-04 1995-11-28 Alcatel Cit Asynchronous transfer mode digital telecommunication network terminal equipment synchronization device
US5751773A (en) * 1992-03-12 1998-05-12 Ntp Incorporated System for wireless serial transmission of encoded information
US5544319A (en) * 1992-03-25 1996-08-06 Encore Computer U.S., Inc. Fiber optic memory coupling system with converter transmitting and receiving bus data in parallel fashion and diagnostic data in serial fashion
US6367046B1 (en) * 1992-09-23 2002-04-02 International Business Machines Corporation Multi-bit error correction system
US5909541A (en) * 1993-07-14 1999-06-01 Honeywell Inc. Error detection and correction for data stored across multiple byte-wide memory devices
US5623506A (en) * 1994-01-28 1997-04-22 International Business Machines Corporation Method and structure for providing error correction code within a system having SIMMs
US5610929A (en) * 1994-03-11 1997-03-11 Fujitsu Limited Multibyte error correcting system
US5644742A (en) * 1995-02-14 1997-07-01 Hal Computer Systems, Inc. Processor structure and method for a time-out checkpoint
US5649136A (en) * 1995-02-14 1997-07-15 Hal Computer Systems, Inc. Processor structure and method for maintaining and restoring precise state at any instruction boundary
US5651124A (en) * 1995-02-14 1997-07-22 Hal Computer Systems, Inc. Processor structure and method for aggressively scheduling long latency instructions including load/store instructions while maintaining precise state
US5659721A (en) * 1995-02-14 1997-08-19 Hal Computer Systems, Inc. Processor structure and method for checkpointing instructions to maintain precise state
US5673426A (en) * 1995-02-14 1997-09-30 Hal Computer Systems, Inc. Processor structure and method for tracking floating-point exceptions
US5673408A (en) * 1995-02-14 1997-09-30 Hal Computer Systems, Inc. Processor structure and method for renamable trap-stack
US5966530A (en) * 1995-02-14 1999-10-12 Fujitsu, Ltd. Structure and method for instruction boundary machine state restoration
US5751985A (en) * 1995-02-14 1998-05-12 Hal Computer Systems, Inc. Processor structure and method for tracking instruction status to maintain precise state
US5689673A (en) * 1995-02-14 1997-11-18 Hal Computer Systems, Inc. Apparatus and method for controlling instruction flow by using a matrix of transmission gates in super-scaler microprocessor and selectively delaying microprocessor instruction execution based on resource availability
US5784586A (en) * 1995-02-14 1998-07-21 Fujitsu Limited Addressing method for executing load instructions out of order with respect to store instructions
US5740414A (en) * 1995-02-14 1998-04-14 Hal Computer Systems, Inc. Method and apparatus for coordinating the use of physical registers in a microprocessor
US5632028A (en) * 1995-03-03 1997-05-20 Hal Computer Systems, Inc. Hardware support for fast software emulation of unimplemented instructions
US5896528A (en) * 1995-03-03 1999-04-20 Fujitsu Limited Superscalar processor with multiple register windows and speculative return address generation
US5638312A (en) * 1995-03-03 1997-06-10 Hal Computer Systems, Inc. Method and apparatus for generating a zero bit status flag in a microprocessor
US5680566A (en) * 1995-03-03 1997-10-21 Hal Computer Systems, Inc. Lookaside buffer for inputting multiple address translations in a computer system
US5708788A (en) * 1995-03-03 1998-01-13 Fujitsu, Ltd. Method for adjusting fetch program counter in response to the number of instructions fetched and issued
US5835962A (en) * 1995-03-03 1998-11-10 Fujitsu Limited Parallel access micro-TLB to speed up address translation
US5860152A (en) * 1995-03-03 1999-01-12 Fujitsu Limited Method and apparatus for rapid computation of target addresses for relative control transfer instructions
US6446224B1 (en) * 1995-03-03 2002-09-03 Fujitsu Limited Method and apparatus for prioritizing and handling errors in a computer system
US5687353A (en) * 1995-03-03 1997-11-11 Hal Computer Systems, Inc. Merging data using a merge code from a look-up table and performing ECC generation on the merged data
US5745726A (en) * 1995-03-03 1998-04-28 Fujitsu, Ltd Method and apparatus for selecting the oldest queued instructions without data dependencies
US5757826A (en) * 1995-07-12 1998-05-26 Quantum Corporation Word-wise processing for reed-solomon codes
US6035369A (en) * 1995-10-19 2000-03-07 Rambus Inc. Method and apparatus for providing a memory with write enable information
US5776805A (en) * 1995-12-29 1998-07-07 Lg Semicon Co., Ltd. Method for manufacturing MESFET
US7278078B2 (en) * 1996-04-30 2007-10-02 Texas Instruments Incorporated Built-in self-test arrangement for integrated circuit memory devices
US5953265A (en) * 1997-09-29 1999-09-14 Emc Corporation Memory having error detection and correction
US6604222B1 (en) * 1999-04-30 2003-08-05 Rockwell Collins, Inc. Block code to efficiently correct adjacent data and/or check bit errors
US6981176B2 (en) * 1999-05-10 2005-12-27 Delphi Technologies, Inc. Secured microcontroller architecture
US6772383B1 (en) * 1999-05-27 2004-08-03 Intel Corporation Combined tag and data ECC for enhanced soft error recovery from cache tag errors
US6417788B1 (en) * 1999-07-09 2002-07-09 Maxtor Corporation High rate runlength limited codes for 10-bit ECC symbols
US7178089B1 (en) * 2000-08-23 2007-02-13 Telefonaktiebolaget Lm Ericsson (Publ) Two stage date packet processing scheme
US20090037793A1 (en) * 2001-02-07 2009-02-05 Cheng-Te Chuang Method for error processing in optical disk memories
US6708258B1 (en) * 2001-06-14 2004-03-16 Cisco Technology, Inc. Computer system for eliminating memory read-modify-write operations during packet transfers
US7114119B1 (en) * 2002-04-19 2006-09-26 Ncr Corp. Detecting and correcting errors in data
US20040123213A1 (en) * 2002-12-23 2004-06-24 Welbon Edward Hugh System and method for correcting data errors
US20040143399A1 (en) * 2003-01-22 2004-07-22 Lee Weng ANOVA method for data analysis
US20040153952A1 (en) * 2003-02-04 2004-08-05 Sharma Debendra Das CRC encoding scheme for conveying status information
US20060080589A1 (en) * 2004-10-07 2006-04-13 Lsi Logic Corporation Memory interface with write buffer and encoder
US20060156190A1 (en) * 2004-12-29 2006-07-13 Zoran Corporation System and method for efficient use of memory device bandwidth
US7587658B1 (en) * 2005-01-03 2009-09-08 Sun Microsystems, Inc. ECC encoding for uncorrectable errors
US20130139032A1 (en) * 2005-06-03 2013-05-30 Ely K. Tsern Memory System With Error Detection And Retry Modes Of Operation
US20070079217A1 (en) * 2005-09-30 2007-04-05 Haugan Rodger D Method and apparatus for implementing error correction coding in a random access memory
US20120240010A1 (en) * 2006-01-11 2012-09-20 Yuanlong Wang Unidirectional Error Code Transfer for Both Read and Write Data Transmitted via Bidirectional Data Link
US20080288845A1 (en) * 2007-05-15 2008-11-20 Texas Instruments Incorporated Range Extension and Noise Mitigation For Wireless Communication Links Utilizing a CRC Based Single and Multiple Bit Error Correction Mechanism
US20130047054A1 (en) * 2009-04-02 2013-02-21 David R. Resnick Extended single-bit error correction and multiple-bit error detection

Also Published As

Publication number Publication date
US7904789B1 (en) 2011-03-08

Similar Documents

Publication Publication Date Title
US6662333B1 (en) Shared error correction for memory design
US8438457B2 (en) Nonvolatile memory apparatus, memory controller, and memory system
US7278085B1 (en) Simple error-correction codes for data buffers
EP0535086B1 (en) Multiple error correction in a computer memory
US7069494B2 (en) Application of special ECC matrix for solving stuck bit faults in an ECC protected mechanism
US9130597B2 (en) Non-volatile memory error correction
US9183078B1 (en) Providing error checking and correcting (ECC) capability for memory
US8276039B2 (en) Error detection device and methods thereof
US20150378826A1 (en) Circuits, apparatuses, and methods for correcting data errors
US8812935B2 (en) Using a data ECC to detect address corruption
US7076723B2 (en) Error correction codes
US20130179751A1 (en) Memory device with ecc history table
US20070268905A1 (en) Non-volatile memory error correction system and method
US8225175B2 (en) Two-plane error correction method for a memory device and the memory device thereof
US20030061558A1 (en) Double error correcting code system
US7765455B2 (en) Semiconductor memory device
JPS58220300A (en) Memory system operation system
US11218165B2 (en) Memory-mapped two-dimensional error correction code for multi-bit error tolerance in DRAM
US5511078A (en) Method and apparatus for correction errors in a memory
JPS6349245B2 (en)
US6732291B1 (en) High performance fault tolerant memory system utilizing greater than four-bit data word memory arrays
US20190296774A1 (en) Memory system and control method
US7904789B1 (en) Techniques for detecting and correcting errors in a memory device
KR101999288B1 (en) Error correcting Device and method for memory data
US10642683B2 (en) Inner and outer code generator for volatile memory

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION