US20110127492A1 - Field Effect Transistor Having Nanostructure Channel - Google Patents
Field Effect Transistor Having Nanostructure Channel Download PDFInfo
- Publication number
- US20110127492A1 US20110127492A1 US12/627,057 US62705709A US2011127492A1 US 20110127492 A1 US20110127492 A1 US 20110127492A1 US 62705709 A US62705709 A US 62705709A US 2011127492 A1 US2011127492 A1 US 2011127492A1
- Authority
- US
- United States
- Prior art keywords
- drain
- source
- layer
- gate
- fet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000002086 nanomaterial Substances 0.000 title claims abstract description 57
- 230000005669 field effect Effects 0.000 title claims abstract description 10
- 239000000463 material Substances 0.000 claims abstract description 15
- 230000008878 coupling Effects 0.000 claims abstract description 3
- 238000010168 coupling process Methods 0.000 claims abstract description 3
- 238000005859 coupling reaction Methods 0.000 claims abstract description 3
- 239000003054 catalyst Substances 0.000 claims description 65
- 238000000034 method Methods 0.000 claims description 35
- 239000002184 metal Substances 0.000 claims description 16
- 229910052751 metal Inorganic materials 0.000 claims description 16
- 239000000758 substrate Substances 0.000 claims description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 6
- 239000002041 carbon nanotube Substances 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 238000000151 deposition Methods 0.000 claims description 5
- 239000002070 nanowire Substances 0.000 claims description 5
- 229910021393 carbon nanotube Inorganic materials 0.000 claims description 4
- 238000000059 patterning Methods 0.000 claims description 3
- 239000002717 carbon nanostructure Substances 0.000 claims 4
- 229910052799 carbon Inorganic materials 0.000 claims 2
- 125000006850 spacer group Chemical group 0.000 description 19
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 230000008569 process Effects 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000002955 isolation Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- 239000002071 nanotube Substances 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000007704 wet chemistry method Methods 0.000 description 2
- 229910052582 BN Inorganic materials 0.000 description 1
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 1
- UGFAIRIUMAVXCW-UHFFFAOYSA-N Carbon monoxide Chemical compound [O+]#[C-] UGFAIRIUMAVXCW-UHFFFAOYSA-N 0.000 description 1
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 229910002091 carbon monoxide Inorganic materials 0.000 description 1
- 230000003197 catalytic effect Effects 0.000 description 1
- 238000006555 catalytic reaction Methods 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000010891 electric arc Methods 0.000 description 1
- 238000000609 electron-beam lithography Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- -1 for example Chemical class 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000003306 harvesting Methods 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/464—Lateral top-gate IGFETs comprising only a single gate
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/484—Insulated gate field-effect transistors [IGFETs] characterised by the channel regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/10—Deposition of organic active material
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/10—Deposition of organic active material
- H10K71/16—Deposition of organic active material using physical vapour deposition [PVD], e.g. vacuum deposition or sputtering
- H10K71/164—Deposition of organic active material using physical vapour deposition [PVD], e.g. vacuum deposition or sputtering using vacuum deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/20—Carbon compounds, e.g. carbon nanotubes or fullerenes
- H10K85/221—Carbon nanotubes
Definitions
- the present invention relates to transistors, and more specifically, to field effect transistors.
- CMOS complementary metal-oxide-semiconductor
- nanostructures that may be used in switching devices.
- techniques have been developed to produce nanotubes in sizeable quantities, including arc discharge, laser ablation, high pressure carbon monoxide (HiPCO), and chemical vapor deposition (CVD). Most of these processes take place in vacuum or with process gases. CVD growth of CNTs can occur in vacuum or at atmospheric pressure. Large quantities of nanotubes can be synthesized by these methods; advances in catalysis and continuous growth processes are making CNTs more commercially viable.
- a field effect transistor (FET) is disclosed.
- the FET of this embodiment includes a drain formed of a first material, a source formed of the first material, a channel formed by a nanostructure coupling the source to the drain and a gate formed between the source and the drain and surrounding the nano structure.
- a method of forming a field effect transistor includes forming a source/drain (S/D) layer on a substrate, the S/D layer having a first thickness; forming a catalyst layer over the S/D layer; patterning the catalyst layer to create remaining catalyst layer portions; increasing the thickness of the S/D layer from the first thickness to a second thickness greater than the first thickness to encase the remaining catalyst layer portions; dividing the S/D layer into a source and a drain, dividing including exposing portions of the remaining catalyst layer portions, the exposed portions forming catalyst sites; and growing nanostructures between the source and the drain from the catalyst sites.
- S/D source/drain
- a method of forming a field effect transistor includes forming a source/drain (S/D), wherein forming includes depositing portions of a catalyst layer within the S/D layer; dividing the S/D layer into a source and a drain, dividing including exposing portions of the catalyst layer, the exposed portions forming catalyst sites; and growing nanostructures between the source and the drain from the catalyst sites.
- S/D source/drain
- FIG. 1 shows a stage in the process of forming FET according to one embodiment of the present invention
- FIG. 2 shows the formation of mandrels and spacers to define a future location of a catalyst site using sidewall image transfer.
- FIG. 3 shows the structure of FIG. 2 after the mandrels have been removed
- FIG. 4 shows the structure of FIG. 3 after the catalyst layer has been encapsulated, and the active area defined
- FIG. 5 shows the formation of a removed gate area
- FIG. 6 shows the structure of FIG. 5 after the source/drain layer has been separated into two portion to expose catalyst sites
- FIG. 7 shows the structure of FIG. 6 after nanostructures have been grown between the source and drain
- FIG. 8 shows the inclusion of metal contacts on the sides of the source and drain
- FIG. 9 shows a spacer disposed on the source and drain.
- FIG. 10 shows a gate filling a space between the source and drain and surrounding the nanostructures.
- the structure disclosed herein (and the method of forming such a structure) takes advantage of pre-patterned, embedded catalyst lines and a replacement gate process to provide lithographically defined catalyst particles source/drain junctions self-aligned to the gate.
- FETs field effect transistors
- the wafer includes a substrate 102 .
- the substrate 102 may be formed of any material but, in one embodiment, is formed of silicon with an insulating silicon dioxide (SiO 2 ) on top.
- a source/drain (S/D) layer 104 is disposed on top of the substrate 102 .
- the S/D layer 104 may be formed of any electrically conductive or semiconductive material.
- the S/D layer 104 is formed of silicon or a silicon-based material which may later be doped or converted to a metal silicide.
- the S/D layer 104 is formed of metallic material such as, for example, titanium nitride (TiN).
- a catalyst layer 106 is deposited on top of the S/D layer 104 .
- the catalyst layer 106 will be utilized to generate embedded catalyst sites for in-situ nanostructure growth.
- the composition of the catalyst layer 106 may depend on the type of nanostructure to be created.
- the catalyst layer 106 may be formed, for example, of iron (Fe), nickel (Ni) or cobalt (Co).
- the catalyst layer 106 may be formed of a catalyst and catalyst support materials in a layered film.
- the thickness of the catalyst layer 106 is variable and will define a thickness catalyst sites formed as described below.
- FIG. 2 shows the structure of FIG. 1 after mandrels 202 have been formed over the catalyst layer 106 .
- two mandrels 202 have been formed.
- the mandrels 202 may be formed by know patterning techniques.
- the mandrels 202 may be formed by electron beam lithography.
- the mandrels 202 are formed of silicon or silicon dioxide.
- the mandrels 202 themselves will define the shape, size and location of the catalyst locations described below.
- the catalyst layer 106 is etched to remove portions thereof not covered by the mandrels 202 .
- the catalyst layer is patterned by a sidewall image transfer (SIT) process, in which the mandrels 202 are used to define walls on to which spacers 204 may be formed.
- the spacers 204 may be formed of nitride such as, for example, silicon nitride.
- the width of the spacers 204 will define a width of a catalyst sites described below.
- the spacers 204 may be formed, for example, by conformal nitride deposition and spacer reactive ion etching.
- FIG. 3 a shows the structure of FIG. 2 after mandrels 202 have been removed to create open portions 302 .
- the mandrels 202 may be removed, for example, by reactive ion etching (RIE) or selective wet chemistry.
- RIE reactive ion etching
- the catalyst layer 106 is then removed from the open portions 302 and all other regions not covered by the spacers 204 .
- the catalyst layer 106 portions to be removed may be removed, for example, by physical sputtering or selective wet chemistry.
- FIG. 3 b shows the structure of FIG. 3 a after the spacers 204 have been removed leaving only the remaining portions of the catalyst layer 106 . Spacers 204 may or may not be removed.
- the thickness of the catalyst layer 106 defines a thickness of catalyst sites while the spacers or mandrels define the width of the catalyst sites.
- Current technology allows for the creation of very precise catalyst layer 106 thickness as well as very precise spacer width creation. Accordingly, utilizing the invention disclosed herein may allow for more precisely defined (in terms of size and location) catalyst sites than conventionally utilized. Accurately defining the size and position of the catalyst sites directly affects the formation of consistently sized and placed nanostructures (such as nanowires or nanotubes). Current inability to effectively achieve either or both of these results stands in the way of nanostructures being utilized in CMOS technologies and may be overcome by the teachings herein.
- the catalyst layer 106 (a spacers 204 if not removed) is then encapsulated by a S/D material 104 b which may be the same or different from S/D layer 104 .
- the S/D layer 104 and 104 b is formed into active regions by removal of non active regions.
- active regions can be isolated from one another using shallow trench isolation (where the space between active regions is filled with an STI dielectric 402 , for example silicon dioxide) or mesa isolation (where the space between active regions are not filled).
- FIG. 5 shows the structure of FIG. 4 with a removed gate region 504 .
- the removed gate region 504 is formed along a different axis than the mandrels 202 ( FIG. 2 ) were formed.
- the removed gate region 504 extends from an upper surface of the sidewalls down to the S/D layer 104 (if the gate is above an active region) or STI dielectric 402 (if the gate is above a non-active region and an STI isolation scheme is used) or substrate 102 (if the gate is above a non-active region and a mesa isolation scheme is used)
- the removed gate region may be formed by depositing a temporary gate along the length (l) of the structure 500 , filling and planarizing with material 502 , and then removing the temporary gate to leave the removed gate region 504 .
- the removed gate region 504 could be directly formed in a sidewall layer (leaving sidewalls 502 ) using known etching techniques.
- the size and position of the catalyst sites 604 may be precisely defined. Accurately defined size and position of the catalyst sites may allow for the formation of consistently sized nanostructures that may be precisely placed.
- FIG. 7 shows the structure of FIG. 6 after nanostructures 702 (have been grown from the catalyst sites 602 ( FIG. 6 ).
- the nanostructures 702 may be carbon nanotubes or semiconducting nanowires.
- the nanostructures 702 may be formed by chemical vapor deposition to promote catalytic growth.
- the nanostructures 702 are grown perpendicular or nearly perpendicular to an upper surface of the substrate 102 .
- the nanostructures 702 are grown starting from the catalyst sites 602 ( FIG. 6 ) and span the exposure region 602 .
- the nanostructures 702 will form the channels between the source and drain in the FET device formed according to the present invention.
- FIG. 8 shows the structure of FIG. 7 after metal contacts 802 have been formed on the sides (but not the bottom) of the exposure region 602 .
- the metal contact 802 may metal or silicide that is selectively deposited or formed on S/D material 104 but not substrate material 102 or nanostructure 702 .
- the metal contact 802 ensures a good electrical connection between the nanostructure 702 and the S/D layer 104 .
- different metals may be used for n-type FETs vs. p-type FETs.
- FIG. 9 shows the structure of FIG. 8 after exposed surfaces including at least any exposed portion of S/D 104 and metal contact 802 , and not including at least an exposed portion of nanostructure 702 have been coated with a spacer 902 .
- the spacer 902 may be silicon or boron nitride. In one embodiment, selective deposition or removal may be utilized to ensure that the spacer 902 covers S/D 104 and metal contacts 802 , but not the nanostructures 702 .
- the metallic nanostructures are deactivated utilizing known techniques and/or techniques which are currently under development.
- the nanostructures 702 may also be functionalized so that gate dielectric material may stick to them. Then, a gate dielectric material is deposited at least on the nanostructure 702 , and optionally on other exposed surfaces as well.
- a gate 1002 is formed by filling the open portions of the structure shown in FIG. 9 .
- the gate 1002 is metal gate.
- the structure of FIG. 10 may be planed to the desired height.
- FIG. 10 shows a FET having a gate 104 a and drain 104 b (or vice versa).
- the channel is formed by the nanostructures 702 (not shown).
- Application of a voltage to the gate 1002 controls conduction of current through the nanostructures.
- a FET so formed may have improved leakage control because the gate 1002 completely surrounds the channel (nanostructures 702 ).
Abstract
Description
- The present invention relates to transistors, and more specifically, to field effect transistors.
- Switching devices based on nanostructures such as carbon nanotubes or semiconducting nanowires have enormous potential due to the high carrier mobility and small dimensions that such nanostructures can provide. However, one of the many challenges a technology based on nanostructures must overcome is compatibility with the high layout density that traditional silicon complementary metal-oxide-semiconductor (CMOS) technology currently supports. For high layout density, the nanostructures and the source/drain and gate contacts to the switching device built around each nanostructure should be precisely positioned. In silicon CMOS, this precise positioning is enabled by lithographic definition of the active area and source/drain junctions which are self-aligned to the gate.
- At present, there are several different ways form nanostructures that may be used in switching devices. For example, techniques have been developed to produce nanotubes in sizeable quantities, including arc discharge, laser ablation, high pressure carbon monoxide (HiPCO), and chemical vapor deposition (CVD). Most of these processes take place in vacuum or with process gases. CVD growth of CNTs can occur in vacuum or at atmospheric pressure. Large quantities of nanotubes can be synthesized by these methods; advances in catalysis and continuous growth processes are making CNTs more commercially viable.
- Each of these methods requires that the nanostructures be selected and then precisely placed. As will be understood, the placement of these tiny structures may be difficult on the scale of current CMOS technology.
- According to one embodiment of the present invention, a field effect transistor (FET) is disclosed. The FET of this embodiment includes a drain formed of a first material, a source formed of the first material, a channel formed by a nanostructure coupling the source to the drain and a gate formed between the source and the drain and surrounding the nano structure.
- According to another embodiment of the present invention a method of forming a field effect transistor (FET) is disclosed. The method of this embodiment includes forming a source/drain (S/D) layer on a substrate, the S/D layer having a first thickness; forming a catalyst layer over the S/D layer; patterning the catalyst layer to create remaining catalyst layer portions; increasing the thickness of the S/D layer from the first thickness to a second thickness greater than the first thickness to encase the remaining catalyst layer portions; dividing the S/D layer into a source and a drain, dividing including exposing portions of the remaining catalyst layer portions, the exposed portions forming catalyst sites; and growing nanostructures between the source and the drain from the catalyst sites.
- According to another embodiment of the present invention a method of forming a field effect transistor is disclosed. The method includes forming a source/drain (S/D), wherein forming includes depositing portions of a catalyst layer within the S/D layer; dividing the S/D layer into a source and a drain, dividing including exposing portions of the catalyst layer, the exposed portions forming catalyst sites; and growing nanostructures between the source and the drain from the catalyst sites.
- Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.
- The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The forgoing and other features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
-
FIG. 1 shows a stage in the process of forming FET according to one embodiment of the present invention; -
FIG. 2 shows the formation of mandrels and spacers to define a future location of a catalyst site using sidewall image transfer. -
FIG. 3 shows the structure ofFIG. 2 after the mandrels have been removed; -
FIG. 4 shows the structure ofFIG. 3 after the catalyst layer has been encapsulated, and the active area defined; -
FIG. 5 shows the formation of a removed gate area; -
FIG. 6 shows the structure ofFIG. 5 after the source/drain layer has been separated into two portion to expose catalyst sites; -
FIG. 7 shows the structure ofFIG. 6 after nanostructures have been grown between the source and drain; -
FIG. 8 shows the inclusion of metal contacts on the sides of the source and drain; -
FIG. 9 shows a spacer disposed on the source and drain; and -
FIG. 10 shows a gate filling a space between the source and drain and surrounding the nanostructures. - The structure disclosed herein (and the method of forming such a structure) takes advantage of pre-patterned, embedded catalyst lines and a replacement gate process to provide lithographically defined catalyst particles source/drain junctions self-aligned to the gate. By using precisely positioned catalyst particles to grow the nanostructures exactly where they are desired, the need to grow, harvest, and then place the nanostructures is eliminated. Accordingly, field effect transistors (FETs) may be formed having nanostructure channels.
- With reference now to
FIG. 1 , an example of a structure in the production process of a FET according to one embodiment of the present invention is shown. The wafer includes asubstrate 102. Thesubstrate 102 may be formed of any material but, in one embodiment, is formed of silicon with an insulating silicon dioxide (SiO2) on top. - A source/drain (S/D)
layer 104 is disposed on top of thesubstrate 102. The S/D layer 104 may be formed of any electrically conductive or semiconductive material. In one embodiment, the S/D layer 104 is formed of silicon or a silicon-based material which may later be doped or converted to a metal silicide. In another embodiment, the S/D layer 104 is formed of metallic material such as, for example, titanium nitride (TiN). - A
catalyst layer 106 is deposited on top of the S/D layer 104. Thecatalyst layer 106 will be utilized to generate embedded catalyst sites for in-situ nanostructure growth. The composition of thecatalyst layer 106 may depend on the type of nanostructure to be created. Thecatalyst layer 106 may be formed, for example, of iron (Fe), nickel (Ni) or cobalt (Co). In one embodiment, thecatalyst layer 106 may be formed of a catalyst and catalyst support materials in a layered film. The thickness of thecatalyst layer 106 is variable and will define a thickness catalyst sites formed as described below. -
FIG. 2 shows the structure ofFIG. 1 aftermandrels 202 have been formed over thecatalyst layer 106. As shown, twomandrels 202 have been formed. However, this is by way of example only and the number may be any number equal to or greater than one. Themandrels 202 may be formed by know patterning techniques. For example, themandrels 202 may be formed by electron beam lithography. In one embodiment, themandrels 202 are formed of silicon or silicon dioxide. - In one embodiment, the
mandrels 202 themselves will define the shape, size and location of the catalyst locations described below. In such an embodiment, thecatalyst layer 106 is etched to remove portions thereof not covered by themandrels 202. - In one embodiment, the catalyst layer is patterned by a sidewall image transfer (SIT) process, in which the
mandrels 202 are used to define walls on to whichspacers 204 may be formed. In one embodiment, thespacers 204 may be formed of nitride such as, for example, silicon nitride. The width of thespacers 204 will define a width of a catalyst sites described below. Thespacers 204 may be formed, for example, by conformal nitride deposition and spacer reactive ion etching. -
FIG. 3 a shows the structure ofFIG. 2 aftermandrels 202 have been removed to createopen portions 302. Themandrels 202 may be removed, for example, by reactive ion etching (RIE) or selective wet chemistry. Thecatalyst layer 106 is then removed from theopen portions 302 and all other regions not covered by thespacers 204. Thecatalyst layer 106 portions to be removed may be removed, for example, by physical sputtering or selective wet chemistry. -
FIG. 3 b shows the structure ofFIG. 3 a after thespacers 204 have been removed leaving only the remaining portions of thecatalyst layer 106.Spacers 204 may or may not be removed. - The remaining portions of the
catalyst layer 106 will form the catalyst sites described below. As discussed above, the thickness of thecatalyst layer 106 defines a thickness of catalyst sites while the spacers or mandrels define the width of the catalyst sites. Current technology allows for the creation of veryprecise catalyst layer 106 thickness as well as very precise spacer width creation. Accordingly, utilizing the invention disclosed herein may allow for more precisely defined (in terms of size and location) catalyst sites than conventionally utilized. Accurately defining the size and position of the catalyst sites directly affects the formation of consistently sized and placed nanostructures (such as nanowires or nanotubes). Current inability to effectively achieve either or both of these results stands in the way of nanostructures being utilized in CMOS technologies and may be overcome by the teachings herein. - Regardless of whether or not the spacers are removed, the catalyst layer 106 (a
spacers 204 if not removed) is then encapsulated by a S/D material 104 b which may be the same or different from S/D layer 104. - In addition, the S/
D layer STI dielectric 402, for example silicon dioxide) or mesa isolation (where the space between active regions are not filled). -
FIG. 5 shows the structure ofFIG. 4 with a removedgate region 504. In one embodiment, the removedgate region 504 is formed along a different axis than the mandrels 202 (FIG. 2 ) were formed. The removedgate region 504 extends from an upper surface of the sidewalls down to the S/D layer 104 (if the gate is above an active region) or STI dielectric 402 (if the gate is above a non-active region and an STI isolation scheme is used) or substrate 102 (if the gate is above a non-active region and a mesa isolation scheme is used) - The removed gate region may be formed by depositing a temporary gate along the length (l) of the
structure 500, filling and planarizing withmaterial 502, and then removing the temporary gate to leave the removedgate region 504. Alternatively, the removedgate region 504 could be directly formed in a sidewall layer (leaving sidewalls 502) using known etching techniques. - After the removed
gate region 504 has been formed, and as shown inFIG. 6 , exposed S/D layer 104 (along with any embedded portions of thecatalyst layer 106 and spacer 204) may be removed in the area under the removedgate region 504 to form anexposure region 602. This may be done, for example, by utilizing an RIE process or a sputtering process depending on the composition of the S/D layer. Removing the S/D layer 104 under the removedgate region 504 will expose the remaining portions of thecatalyst layer 106 that extend in a direction that crosses the direction the removed gate region was formed in. The exposed remaining portions of thecatalyst layer 106 shall be referred to herein as catalyst sites and are identified byreference numeral 604 inFIG. 6 . - As discussed above, the size and position of the
catalyst sites 604 may be precisely defined. Accurately defined size and position of the catalyst sites may allow for the formation of consistently sized nanostructures that may be precisely placed. -
FIG. 7 shows the structure ofFIG. 6 after nanostructures 702 (have been grown from the catalyst sites 602 (FIG. 6 ). Thenanostructures 702 may be carbon nanotubes or semiconducting nanowires. Thenanostructures 702 may be formed by chemical vapor deposition to promote catalytic growth. In one embodiment, thenanostructures 702 are grown perpendicular or nearly perpendicular to an upper surface of thesubstrate 102. Thenanostructures 702 are grown starting from the catalyst sites 602 (FIG. 6 ) and span theexposure region 602. Thenanostructures 702 will form the channels between the source and drain in the FET device formed according to the present invention. -
FIG. 8 shows the structure ofFIG. 7 aftermetal contacts 802 have been formed on the sides (but not the bottom) of theexposure region 602. Themetal contact 802 may metal or silicide that is selectively deposited or formed on S/D material 104 but notsubstrate material 102 ornanostructure 702. Themetal contact 802 ensures a good electrical connection between thenanostructure 702 and the S/D layer 104. For a CMOS solution, different metals may be used for n-type FETs vs. p-type FETs. -
FIG. 9 shows the structure ofFIG. 8 after exposed surfaces including at least any exposed portion of S/D 104 andmetal contact 802, and not including at least an exposed portion ofnanostructure 702 have been coated with aspacer 902. Thespacer 902 may be silicon or boron nitride. In one embodiment, selective deposition or removal may be utilized to ensure that thespacer 902 covers S/D 104 andmetal contacts 802, but not thenanostructures 702. - Before or after the
spacer 902 is formed, the metallic nanostructures (as opposed to the semi-conducting nanostructures) are deactivated utilizing known techniques and/or techniques which are currently under development. In addition, thenanostructures 702 may also be functionalized so that gate dielectric material may stick to them. Then, a gate dielectric material is deposited at least on thenanostructure 702, and optionally on other exposed surfaces as well. - Then, at shown in
FIG. 10 , agate 1002 is formed by filling the open portions of the structure shown inFIG. 9 . In one embodiment, thegate 1002 is metal gate. In one embodiment, the structure ofFIG. 10 may be planed to the desired height. -
FIG. 10 shows a FET having agate 104 a and drain 104 b (or vice versa). The channel is formed by the nanostructures 702 (not shown). Application of a voltage to thegate 1002 controls conduction of current through the nanostructures. A FET so formed may have improved leakage control because thegate 1002 completely surrounds the channel (nanostructures 702). - The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, element components, and/or groups thereof.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated
- The flow diagrams depicted herein are just one example. There may be many variations to this diagram or the steps (or operations) described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.
- While the preferred embodiment to the invention had been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.
Claims (20)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/627,057 US20110127492A1 (en) | 2009-11-30 | 2009-11-30 | Field Effect Transistor Having Nanostructure Channel |
DE112010005210.7T DE112010005210B4 (en) | 2009-11-30 | 2010-11-04 | METHOD FOR FORMING A FIELD EFFECT TRANSISTOR WITH NANOSTRUCTURE CHANNEL |
CN201080053617.XA CN102668150B (en) | 2009-11-30 | 2010-11-04 | Field effect transistor having nanostructure channel |
GB1203107.6A GB2487846B (en) | 2009-11-30 | 2010-11-04 | Field effect transistor having nanostructure channel |
PCT/EP2010/066817 WO2011064074A1 (en) | 2009-11-30 | 2010-11-04 | Field effect transistor having nanostructure channel |
US13/345,252 US8288236B2 (en) | 2009-11-30 | 2012-01-06 | Field effect transistor having nanostructure channel |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/627,057 US20110127492A1 (en) | 2009-11-30 | 2009-11-30 | Field Effect Transistor Having Nanostructure Channel |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/345,252 Division US8288236B2 (en) | 2009-11-30 | 2012-01-06 | Field effect transistor having nanostructure channel |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110127492A1 true US20110127492A1 (en) | 2011-06-02 |
Family
ID=43447070
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/627,057 Abandoned US20110127492A1 (en) | 2009-11-30 | 2009-11-30 | Field Effect Transistor Having Nanostructure Channel |
US13/345,252 Active US8288236B2 (en) | 2009-11-30 | 2012-01-06 | Field effect transistor having nanostructure channel |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/345,252 Active US8288236B2 (en) | 2009-11-30 | 2012-01-06 | Field effect transistor having nanostructure channel |
Country Status (5)
Country | Link |
---|---|
US (2) | US20110127492A1 (en) |
CN (1) | CN102668150B (en) |
DE (1) | DE112010005210B4 (en) |
GB (1) | GB2487846B (en) |
WO (1) | WO2011064074A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100295024A1 (en) * | 2009-05-19 | 2010-11-25 | Commissariat a 1'Energie Atomique et aux Energies Alternatives | Semiconductor structure and method for producing a semiconductor structure |
DE102012217482A1 (en) | 2011-10-11 | 2013-04-11 | International Business Machines Corporation | Structuring contacts in carbon nanotube units |
US20210273111A1 (en) * | 2011-08-23 | 2021-09-02 | Micron Technology, Inc. | Methods of forming a semiconductor device comprising a channel material |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9202906B2 (en) | 2013-03-14 | 2015-12-01 | Northrop Grumman Systems Corporation | Superlattice crenelated gate field effect transistor |
US8962408B2 (en) | 2013-06-04 | 2015-02-24 | International Business Machines Corporation | Replacement gate self-aligned carbon nanostructure transistor |
WO2019148170A2 (en) * | 2018-01-29 | 2019-08-01 | Massachusetts Institute Of Technology | Back-gate field-effect transistors and methods for making the same |
US11062067B2 (en) | 2018-09-10 | 2021-07-13 | Massachusetts Institute Of Technology | Systems and methods for designing integrated circuits |
CN112840448A (en) | 2018-09-24 | 2021-05-25 | 麻省理工学院 | Tunable doping of carbon nanotubes by engineered atomic layer deposition |
CN110767804B (en) * | 2019-11-19 | 2020-11-06 | 北京元芯碳基集成电路研究院 | Carbon nanotube device and manufacturing method thereof |
Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5382822A (en) * | 1992-09-25 | 1995-01-17 | Siemens Aktiengesellschaft | Metal-insulator semiconductor field-effect transistor |
US5559367A (en) * | 1994-07-12 | 1996-09-24 | International Business Machines Corporation | Diamond-like carbon for use in VLSI and ULSI interconnect systems |
US5970339A (en) * | 1996-11-07 | 1999-10-19 | Lg Semicon Co., Ltd. | Method of manufacturing a dynamic access memory which is suitable for increasing integration and suppressing generation of leakage current using an SOI structure |
US6062931A (en) * | 1999-09-01 | 2000-05-16 | Industrial Technology Research Institute | Carbon nanotube emitter with triode structure |
US20040164327A1 (en) * | 2000-07-18 | 2004-08-26 | Lg Electronics, Inc. | Method of horizontally growing carbon nanotubes and field effect transistor using the carbon nanotubes grown by the method |
US20050093425A1 (en) * | 2002-08-01 | 2005-05-05 | Sanyo Electric Co., Ltd | Optical sensor, method of manufacturing and driving an optical sensor, method of detecting light intensity |
US6923946B2 (en) * | 1999-11-26 | 2005-08-02 | Ut-Battelle, Llc | Condensed phase conversion and growth of nanorods instead of from vapor |
US6949237B2 (en) * | 1997-03-07 | 2005-09-27 | William Marsh Rice University | Method for growing single-wall carbon nanotubes utlizing seed molecules |
US7105428B2 (en) * | 2004-04-30 | 2006-09-12 | Nanosys, Inc. | Systems and methods for nanowire growth and harvesting |
US20070281409A1 (en) * | 2002-08-23 | 2007-12-06 | Yuegang Zhang | Multi-gate carbon nano-tube transistors |
US20080067495A1 (en) * | 2006-09-15 | 2008-03-20 | Interuniversitair Microelektronica Centrum (Imec) | Tunnel effect transistors based on silicon nanowires |
US7357906B2 (en) * | 1996-08-08 | 2008-04-15 | William Marsh Rice University | Method for fractionating single-wall carbon nanotubes |
US20080128760A1 (en) * | 2006-12-04 | 2008-06-05 | Electronics And Telecommunications Research Institute | Schottky barrier nanowire field effect transistor and method for fabricating the same |
US7399691B2 (en) * | 1999-07-02 | 2008-07-15 | President And Fellows Of Harvard College | Methods of forming nanoscopic wire-based devices and arrays |
US20080169563A1 (en) * | 2005-03-17 | 2008-07-17 | Fujitsu Limited | Semiconductor package and method of manufacturing the same |
US7425487B2 (en) * | 2004-01-08 | 2008-09-16 | Qimonda Ag | Method for fabricating a nanoelement field effect transistor with surrounded gate structure |
US7425491B2 (en) * | 2006-04-04 | 2008-09-16 | Micron Technology, Inc. | Nanowire transistor with surrounding gate |
US20080277648A1 (en) * | 2003-10-30 | 2008-11-13 | Naohide Wakita | Conductive Thin Film and Thin Film Transistor |
US7534675B2 (en) * | 2007-09-05 | 2009-05-19 | International Business Machiens Corporation | Techniques for fabricating nanowire field-effect transistors |
US20090169919A1 (en) * | 2007-12-31 | 2009-07-02 | Jorge Manuel Garcia | Device with graphene layers |
US7598516B2 (en) * | 2005-01-07 | 2009-10-06 | International Business Machines Corporation | Self-aligned process for nanotube/nanowire FETs |
US7858989B2 (en) * | 2008-08-29 | 2010-12-28 | Globalfoundries Inc. | Device and process of forming device with device structure formed in trench and graphene layer formed thereover |
US20110110141A1 (en) * | 2004-04-06 | 2011-05-12 | Bao Tran | Resistive memory |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6891227B2 (en) * | 2002-03-20 | 2005-05-10 | International Business Machines Corporation | Self-aligned nanotube field effect transistor and method of fabricating same |
US20040043148A1 (en) * | 2002-09-04 | 2004-03-04 | Industrial Technology Research Institute | Method for fabricating carbon nanotube device |
TWI239071B (en) * | 2003-08-20 | 2005-09-01 | Ind Tech Res Inst | Manufacturing method of carbon nano-tube transistor |
JP4213680B2 (en) * | 2004-08-31 | 2009-01-21 | 富士通株式会社 | Substrate structure and manufacturing method thereof, and semiconductor device and manufacturing method thereof |
JP2006245127A (en) | 2005-03-01 | 2006-09-14 | Toshiba Corp | Semiconductor device and its manufacturing method |
KR100652410B1 (en) * | 2005-05-07 | 2006-12-01 | 삼성전자주식회사 | Nano semiconductor switch device using electromechanism of cabon nano tube and method of fabricating the same and semiconductor memory device using electromechanism of cabon nano tube and method for driving the same |
JP5098268B2 (en) | 2006-09-25 | 2012-12-12 | 富士通株式会社 | Carbon nanotube growth method, carbon nanotube structure, and field effect transistor |
-
2009
- 2009-11-30 US US12/627,057 patent/US20110127492A1/en not_active Abandoned
-
2010
- 2010-11-04 DE DE112010005210.7T patent/DE112010005210B4/en not_active Expired - Fee Related
- 2010-11-04 WO PCT/EP2010/066817 patent/WO2011064074A1/en active Application Filing
- 2010-11-04 GB GB1203107.6A patent/GB2487846B/en not_active Expired - Fee Related
- 2010-11-04 CN CN201080053617.XA patent/CN102668150B/en not_active Expired - Fee Related
-
2012
- 2012-01-06 US US13/345,252 patent/US8288236B2/en active Active
Patent Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5382822A (en) * | 1992-09-25 | 1995-01-17 | Siemens Aktiengesellschaft | Metal-insulator semiconductor field-effect transistor |
US5559367A (en) * | 1994-07-12 | 1996-09-24 | International Business Machines Corporation | Diamond-like carbon for use in VLSI and ULSI interconnect systems |
US7357906B2 (en) * | 1996-08-08 | 2008-04-15 | William Marsh Rice University | Method for fractionating single-wall carbon nanotubes |
US5970339A (en) * | 1996-11-07 | 1999-10-19 | Lg Semicon Co., Ltd. | Method of manufacturing a dynamic access memory which is suitable for increasing integration and suppressing generation of leakage current using an SOI structure |
US6949237B2 (en) * | 1997-03-07 | 2005-09-27 | William Marsh Rice University | Method for growing single-wall carbon nanotubes utlizing seed molecules |
US7399691B2 (en) * | 1999-07-02 | 2008-07-15 | President And Fellows Of Harvard College | Methods of forming nanoscopic wire-based devices and arrays |
US6062931A (en) * | 1999-09-01 | 2000-05-16 | Industrial Technology Research Institute | Carbon nanotube emitter with triode structure |
US6923946B2 (en) * | 1999-11-26 | 2005-08-02 | Ut-Battelle, Llc | Condensed phase conversion and growth of nanorods instead of from vapor |
US20040164327A1 (en) * | 2000-07-18 | 2004-08-26 | Lg Electronics, Inc. | Method of horizontally growing carbon nanotubes and field effect transistor using the carbon nanotubes grown by the method |
US20050093425A1 (en) * | 2002-08-01 | 2005-05-05 | Sanyo Electric Co., Ltd | Optical sensor, method of manufacturing and driving an optical sensor, method of detecting light intensity |
US20070281409A1 (en) * | 2002-08-23 | 2007-12-06 | Yuegang Zhang | Multi-gate carbon nano-tube transistors |
US20080277648A1 (en) * | 2003-10-30 | 2008-11-13 | Naohide Wakita | Conductive Thin Film and Thin Film Transistor |
US7425487B2 (en) * | 2004-01-08 | 2008-09-16 | Qimonda Ag | Method for fabricating a nanoelement field effect transistor with surrounded gate structure |
US20110110141A1 (en) * | 2004-04-06 | 2011-05-12 | Bao Tran | Resistive memory |
US7105428B2 (en) * | 2004-04-30 | 2006-09-12 | Nanosys, Inc. | Systems and methods for nanowire growth and harvesting |
US7598516B2 (en) * | 2005-01-07 | 2009-10-06 | International Business Machines Corporation | Self-aligned process for nanotube/nanowire FETs |
US20080169563A1 (en) * | 2005-03-17 | 2008-07-17 | Fujitsu Limited | Semiconductor package and method of manufacturing the same |
US7425491B2 (en) * | 2006-04-04 | 2008-09-16 | Micron Technology, Inc. | Nanowire transistor with surrounding gate |
US20080067495A1 (en) * | 2006-09-15 | 2008-03-20 | Interuniversitair Microelektronica Centrum (Imec) | Tunnel effect transistors based on silicon nanowires |
US20080128760A1 (en) * | 2006-12-04 | 2008-06-05 | Electronics And Telecommunications Research Institute | Schottky barrier nanowire field effect transistor and method for fabricating the same |
US7534675B2 (en) * | 2007-09-05 | 2009-05-19 | International Business Machiens Corporation | Techniques for fabricating nanowire field-effect transistors |
US20090169919A1 (en) * | 2007-12-31 | 2009-07-02 | Jorge Manuel Garcia | Device with graphene layers |
US7858989B2 (en) * | 2008-08-29 | 2010-12-28 | Globalfoundries Inc. | Device and process of forming device with device structure formed in trench and graphene layer formed thereover |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100295024A1 (en) * | 2009-05-19 | 2010-11-25 | Commissariat a 1'Energie Atomique et aux Energies Alternatives | Semiconductor structure and method for producing a semiconductor structure |
US8384069B2 (en) * | 2009-05-19 | 2013-02-26 | Commissariat à l'énergie atomique et aux énergies alternatives | Semiconductor structure having blocks connected by nanowires |
US20210273111A1 (en) * | 2011-08-23 | 2021-09-02 | Micron Technology, Inc. | Methods of forming a semiconductor device comprising a channel material |
US11652173B2 (en) * | 2011-08-23 | 2023-05-16 | Micron Technology, Inc. | Methods of forming a semiconductor device comprising a channel material |
DE102012217482A1 (en) | 2011-10-11 | 2013-04-11 | International Business Machines Corporation | Structuring contacts in carbon nanotube units |
US8803129B2 (en) | 2011-10-11 | 2014-08-12 | International Business Machines Corporation | Patterning contacts in carbon nanotube devices |
US8816328B2 (en) | 2011-10-11 | 2014-08-26 | International Business Machines Corporation | Patterning contacts in carbon nanotube devices |
DE102012217482B4 (en) | 2011-10-11 | 2019-07-04 | International Business Machines Corporation | Structuring contacts in carbon nanotube units |
Also Published As
Publication number | Publication date |
---|---|
GB2487846B (en) | 2013-12-18 |
DE112010005210B4 (en) | 2017-12-07 |
CN102668150B (en) | 2015-05-20 |
US20120108024A1 (en) | 2012-05-03 |
GB201203107D0 (en) | 2012-04-04 |
US8288236B2 (en) | 2012-10-16 |
DE112010005210T5 (en) | 2012-11-15 |
GB2487846A (en) | 2012-08-08 |
CN102668150A (en) | 2012-09-12 |
WO2011064074A1 (en) | 2011-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8288236B2 (en) | Field effect transistor having nanostructure channel | |
KR100714932B1 (en) | Self-aligned nanotube field effect transistor and method of fabricating same | |
CN103518255B (en) | There is the carbon field-effect transistor of the charged monolayer reducing dead resistance | |
US8785911B2 (en) | Graphene or carbon nanotube devices with localized bottom gates and gate dielectric | |
US8124463B2 (en) | Local bottom gates for graphene and carbon nanotube devices | |
JP5852643B2 (en) | Self-aligned CNTFET device and method of forming the same | |
US8658461B2 (en) | Self aligned carbide source/drain FET | |
KR101010115B1 (en) | Semiconductor Device and Method for Manufacturing the same | |
CN110783461B (en) | Transistor and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANG, JOSEPHINE B.;GUILLORN, MICHAEL A.;JOSEPH, ERIC A.;REEL/FRAME:023577/0764 Effective date: 20091123 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |