Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20110079900 A1
Publication typeApplication
Application numberUS 12/965,301
Publication date7 Apr 2011
Filing date10 Dec 2010
Priority date1 Sep 2005
Also published asUS7863187, US20070049016, WO2007027969A2
Publication number12965301, 965301, US 2011/0079900 A1, US 2011/079900 A1, US 20110079900 A1, US 20110079900A1, US 2011079900 A1, US 2011079900A1, US-A1-20110079900, US-A1-2011079900, US2011/0079900A1, US2011/079900A1, US20110079900 A1, US20110079900A1, US2011079900 A1, US2011079900A1
InventorsWilliam M. Hiatt, Ross S. Dando
Original AssigneeMicron Technology, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US 20110079900 A1
Abstract
Methods for forming interconnects in microfeature workpieces, and microfeature workpieces having such interconnects are disclosed herein. The microfeature workpieces may have a terminal and a substrate with a first side carrying the terminal and a second side opposite the first side. In one embodiment, a method includes (a) constructing an electrically conductive interconnect extending from the terminal to at least an intermediate depth in the substrate with the interconnect electrically connected to the terminal, and (b) removing material from the second side of the substrate so that a portion of the interconnect projects from the substrate.
Images(7)
Previous page
Next page
Claims(27)
1. A microfeature workpiece, comprising:
a substrate having a first side and a second side opposite the first side;
a microelectronic die formed in and/or on the substrate, the die including a terminal at the first side of the substrate and an integrated circuit operably coupled to the terminal; and
an electrically conductive interconnect extending from the terminal through the substrate and projecting from the second side of the substrate, wherein the interconnect is electrically coupled to the terminal and has an exposed surface at the second side of the substrate.
2. The microfeature workpiece of claim 1 wherein:
the substrate further comprises a hole;
the electrically conductive interconnect comprises a conductive fill material in the hole and a conductive layer in the hole between the conductive fill material and the substrate;
the conductive fill material and the conductive layer each include an exposed surface; and
the exposed surface of the conductive fill material is recessed relative to the exposed surface of the conductive layer.
3. The microfeature workpiece of claim 1, further comprising a dielectric structure covering the second side of the substrate and the portion of the interconnect projecting from the substrate.
4. The microfeature workpiece of claim 1, further comprising a dielectric structure covering the second side of the substrate, wherein the exposed surface of the interconnect is not covered by the dielectric structure.
5. The microfeature workpiece of claim 1, further comprising a dielectric structure covering the second side of the substrate and having an exterior surface, wherein the exposed surface of the interconnect is not covered by the dielectric structure, and wherein a portion of the interconnect projects from the exterior surface of the dielectric structure.
6. The microfeature workpiece of claim 1, further comprising a dielectric structure covering the second side of the substrate and having an exterior surface, wherein the exposed surface of the interconnect is not covered by the dielectric structure, and wherein the exposed surface of the interconnect is generally coplanar with the exterior surface of the dielectric structure.
7. The microfeature workpiece of claim 1, further comprising a layer of parylene disposed on the second side of the substrate.
8. The microfeature workpiece of claim 1, further comprising a conductive member formed on the portion of the interconnect projecting from the substrate.
9. The microfeature workpiece of claim 1, further comprising a conductive cap formed on the portion of the interconnect projecting from the substrate.
10. The microfeature workpiece of claim 1 wherein the interconnect projects between approximately 5 and 10 microns from the substrate.
11. The microfeature workpiece of claim 1 wherein:
the substrate further comprises a hole;
the electrically conductive interconnect comprises a conductive fill material in the hole, a conductive layer in the hole between the conductive fill material and the substrate, and a recess at the second side of the substrate; and
the workpiece further comprises a dielectric material disposed in the recess.
12. A microfeature workpiece, comprising:
a substrate having a first side and a second side opposite the first side;
a microelectronic die formed in and/or on the substrate, the die including a terminal at the first side of the substrate and an integrated circuit operably coupled to the terminal;
a hole extending through the terminal and the substrate;
a dielectric layer on the second side of the substrate defining a plane; and
an electrically conductive interconnect including a conductive fill material in the hole and a conductive layer in the hole between the conductive fill material and the substrate, both the conductive fill material and the conductive layer being electrically coupled to the terminal and extending from the terminal through the substrate and projecting from the substrate such that the conductive fill material and the conductive layer intersect the plane.
13. The microfeature workpiece of claim 12 wherein:
the conductive fill material and the conductive layer each include an exposed surface; and
the exposed surface of the conductive fill material is recessed relative to the exposed surface of the conductive layer.
14. The microfeature workpiece of claim 12 wherein:
the conductive fill material and the conductive layer each include an exposed surface;
the exposed surface of the conductive fill material is recessed relative to the exposed surface of the conductive layer such that the conductive fill material and the conductive layer define a recess in the interconnect; and
the dielectric layer further includes a section disposed in the recess.
15. The microfeature workpiece of claim 12 wherein:
the conductive fill material and the conductive layer each include an exposed surface; and
the exposed surface of the conductive fill material is generally coplanar with the exposed surface of the conductive layer.
16. The microfeature workpiece of claim 12 wherein the dielectric layer further covers the interconnect.
17. The microfeature workpiece of claim 12 wherein the dielectric layer has an exterior surface, and wherein the interconnect includes a portion projecting from the exterior surface.
18. The microfeature workpiece of claim 12 wherein the dielectric layer has an exterior surface, and wherein the interconnect includes an exposed surface generally coplanar with the exterior surface.
19. The microfeature workpiece of claim 12, further comprising a conductive member formed on the portion of the interconnect that projects from the substrate.
20. A microfeature workpiece, comprising:
a substrate having a first side and a second side opposite the first side;
a microelectronic die formed in and/or on the substrate, the die including a terminal at the first side of the substrate and an integrated circuit operably coupled to the terminal; and
an electrically conductive interconnect including a conductive fill material in the hole and a conductive layer in the hole between the conductive fill material and the substrate, both the conductive fill material and the conductive layer being electrically coupled to the terminal and extending from the terminal through the substrate and projecting from the substrate, wherein the conductive fill material is recessed relative to the conductive layer at the second side of the substrate.
21. The microfeature workpiece of claim 20 wherein the conductive fill material and the conductive layer each include an exposed surface.
22. The microfeature workpiece of claim 20, further comprising a dielectric layer disposed on the second side of the substrate.
23. The microfeature workpiece of claim 20, further comprising a dielectric layer disposed on the second side of the substrate and including a section disposed in a recess defined by the conductive fill material and the conductive layer.
24. The microfeature workpiece of claim 20, further comprising a dielectric layer covering the interconnect.
25. The microfeature workpiece of claim 20, further comprising a dielectric layer covering the second side of the substrate, wherein the dielectric layer has an exterior surface and the interconnect includes a portion projecting from the exterior surface.
26. The microfeature workpiece of claim 20, further comprising a dielectric layer covering the second side of the substrate, wherein the dielectric layer has an exterior surface and the interconnect includes an exposed surface generally coplanar with the exterior surface.
27. The microfeature workpiece of claim 20, further comprising a conductive member formed on the portion of the interconnect that projects from the substrate.
Description
    CROSS-REFERENCE TO RELATED APPLICATION
  • [0001]
    This application is a divisional of U.S. application Ser. No. 11/217,169 filed Sep. 1, 2005, which is incorporated herein by reference in its entirety.
  • TECHNICAL FIELD
  • [0002]
    The present invention relates to methods for forming interconnects in microfeature workpieces and microfeature workpieces formed using such methods.
  • BACKGROUND
  • [0003]
    Microelectronic devices, micromechanical devices, and other devices with microfeatures are typically formed by constructing several layers of components on a workpiece. In the case of microelectronic devices, a plurality of dies are fabricated on a single workpiece, and each die generally includes an integrated circuit and a plurality of bond-pads coupled to the integrated circuit. The dies are separated from each other and packaged to form individual microelectronic devices that can be attached to modules or installed in other products.
  • [0004]
    One aspect of fabricating and packaging such dies is forming interconnects that electrically couple conductive components located in different layers. In some applications, it may be desirable to form interconnects that extend completely through the dies or through a significant portion of the dies. Such interconnects electrically couple bond-pads or other conductive elements proximate to one side of the dies to conductive elements proximate to the other side of the dies. Through-wafer interconnects, for example, are constructed by forming deep vias on the front side and/or backside of the workpiece and in alignment with corresponding bond-pads at the front side of the workpiece. The vias are often blind vias in that they are closed at one end. The blind vias are then filled with a conductive fill material. After further processing, the workpiece is thinned to reduce the thickness of the final dies. Solder balls or other external electrical contacts are subsequently attached to the through-wafer interconnects at the backside and/or the front side of the workpiece. The solder balls or external contacts can be attached either before or after singulating the dies from the workpiece.
  • [0005]
    Conventional processes for forming external contacts on through-wafer interconnects include (a) depositing a dielectric layer on the backside of the workpiece, (b) forming a photoresist on the dielectric layer, (c) patterning and developing the photoresist, (d) etching the dielectric layer to form holes aligned with corresponding interconnects, (e) removing the photoresist from the workpiece, and (f) forming conductive external contacts in the holes in the dielectric layer. One concern with forming external contacts on the backside of a workpiece is that conventional processes are relatively expensive because patterning the photoresist requires a mask. Masks are expensive and time-consuming to construct because they require very expensive photolithography equipment to achieve the tolerances required in semiconductor devices. Accordingly, there is a need to reduce the cost of forming external contacts on workpieces with through-wafer interconnects.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0006]
    FIGS. 1A-1I illustrate stages of a method for forming interconnects in a microfeature workpiece in accordance with one embodiment of the invention.
  • [0007]
    FIG. 1A is a schematic side cross-sectional view of a portion of the workpiece at an intermediate stage after partially forming a plurality of interconnects.
  • [0008]
    FIG. 1B is a schematic side cross-sectional view of the area 1B shown in FIG. 1A with the workpiece flipped over.
  • [0009]
    FIG. 1C is a schematic side cross-sectional view of the portion of the workpiece after thinning the substrate from the second side.
  • [0010]
    FIG. 1D is a schematic side cross-sectional view of the portion of the workpiece after selectively removing additional material from the second side of the substrate so that the interconnect projects from the substrate.
  • [0011]
    FIG. 1E is a schematic side cross-sectional view of the area 1E shown in FIG. 1D after forming a recess in the second end portion of the interconnect.
  • [0012]
    FIG. 1F is a schematic side cross-sectional view of the portion of the workpiece after forming a dielectric structure across the second side of the substrate and the second end portion of the interconnect.
  • [0013]
    FIG. 1G is a schematic side cross-sectional view of the portion of the workpiece after removing sections of the interconnect and the dielectric structure.
  • [0014]
    FIG. 1H is a schematic side cross-sectional view of the portion of the workpiece after removing the section of the first dielectric layer from the recess in the interconnect.
  • [0015]
    FIG. 1I is a schematic side cross-sectional view of the portion of the workpiece after forming a conductive member at the second end portion of the interconnect.
  • [0016]
    FIGS. 2A-2C illustrate stages in a method for forming interconnects in a microfeature workpiece in accordance with another embodiment of the invention.
  • [0017]
    FIG. 2A is a schematic side cross-sectional view of a portion of the workpiece at an intermediate stage after partially forming an interconnect.
  • [0018]
    FIG. 2B is a schematic side cross-sectional view of the portion of the workpiece after removing sections of the interconnect and the dielectric structure.
  • [0019]
    FIG. 2C is a schematic side cross-sectional view of the portion of the workpiece after forming the conductive member on the exposed surface of the interconnect.
  • [0020]
    FIGS. 3A-3C illustrate stages in a method for forming interconnects in a microfeature workpiece in accordance with another embodiment of the invention.
  • [0021]
    FIG. 3A is a schematic side cross-sectional view of a portion of the workpiece at an intermediate stage after partially forming an interconnect.
  • [0022]
    FIG. 3B is a schematic side cross-sectional view of the portion of the workpiece after removing sections of the interconnect and the dielectric structure.
  • [0023]
    FIG. 3C is a schematic side cross-sectional view of the workpiece after forming a conductive member on the exposed surface of the interconnect.
  • DETAILED DESCRIPTION A. Overview
  • [0024]
    The following disclosure describes several embodiments of methods for forming interconnects in microfeature workpieces, and microfeature workpieces having such interconnects. One aspect of the invention is directed to methods of forming an interconnect in a microfeature workpiece having a terminal and a substrate with a first side carrying the terminal and a second side opposite the first side. An embodiment of one such method includes (a) constructing an electrically conductive interconnect extending from the terminal to at least an intermediate depth in the substrate, and (b) removing material from the second side of the substrate so that a portion of the interconnect projects from the substrate. The material can be removed from the second side of the substrate by thinning the substrate so that a surface of the interconnect is exposed and selectively etching the substrate so that the portion of the interconnect projects from the substrate.
  • [0025]
    In another embodiment, a method includes providing a microfeature workpiece having (a) a substrate with a first side and a second side opposite the first side, (b) a terminal carried by the first side of the substrate, and (c) an electrically conductive interconnect extending from the terminal through the substrate and projecting from the second side of the substrate. The method further includes applying a dielectric layer to the second side of the substrate and the portion of the interconnect projecting from the second side of the substrate, and removing a section of the dielectric layer to expose a surface of the interconnect with the interconnect intersecting a plane defined by the remaining section of the dielectric layer.
  • [0026]
    In another embodiment, a method includes forming an electrically conductive interconnect having a first portion at the terminal and a second portion at an intermediate depth in the substrate. The electrically conductive interconnect is electrically connected to the terminal. The method further includes thinning the substrate from the second side to at least the second portion of the interconnect, applying a dielectric layer to the second side of the substrate and the second portion of the interconnect, and exposing a surface of the second portion of the interconnect without photolithography.
  • [0027]
    Another aspect of the invention is directed to microfeature workpieces. In one embodiment, a microfeature workpiece includes a substrate and a microelectronic die formed in and/or on the substrate. The substrate has a first side and a second side opposite the first side. The die includes a terminal at the first side of the substrate and an integrated circuit operably coupled to the terminal. The workpiece further includes an electrically conductive interconnect extending from the terminal through the substrate such that a portion of the interconnect projects from the second side of the substrate. The interconnect is electrically coupled to the terminal.
  • [0028]
    In another embodiment, a microfeature workpiece includes a substrate and a microelectronic die formed in and/or on the substrate. The substrate has a first side and a second side opposite the first side. The die includes a terminal at the first side of the substrate and an integrated circuit operably coupled to the terminal. The workpiece further includes (a) a hole extending through the terminal and the substrate, (b) a dielectric layer on the second side of the substrate defining a plane, and (c) an electrically conductive interconnect. The interconnect includes a conductive fill material in the hole and a conductive layer in the hole between the conductive fill material and the substrate. Both the conductive fill material and the conductive layer are electrically coupled to the terminal and extend from the terminal through the substrate. Moreover, both the conductive fill material and the conductive layer project from the substrate such that the conductive fill material and the conductive layer intersect the plane.
  • [0029]
    Specific details of several embodiments of the invention are described below with reference to interconnects extending from a terminal proximate to the front side of a workpiece, but the methods and interconnects described below can be used for other types of interconnects within microelectronic workpieces. Several details describing well-known structures or processes often associated with fabricating microelectronic devices are not set forth in the following description for purposes of clarity. Also, several other embodiments of the invention can have different configurations, components, or procedures than those described in this section. A person of ordinary skill in the art, therefore, will accordingly understand that the invention may have other embodiments with additional elements, or the invention may have other embodiments without several of the elements shown and described below with reference to FIGS. 1A-3C.
  • [0030]
    The term “microfeature workpiece” is used throughout to include substrates upon which and/or in which microelectronic devices, micromechanical devices, data storage elements, optics, and other features are fabricated. For example, microfeature workpieces can be semiconductor wafers, glass substrates, dielectric substrates, or many other types of substrates. Many features on such microfeature workpieces have critical dimensions less than or equal to 1 μm, and in many applications the critical dimensions of the smaller features are less than 0.25 μm or even less than 0.1 μm. Where the context permits, singular or plural terms may also include the plural or singular term, respectively. Moreover, unless the word “or” is expressly limited to mean only a single item exclusive from other items in reference to a list of at least two items, then the use of “or” in such a list is to be interpreted as including (a) any single item in the list, (b) all of the items in the list, or (c) any combination of the items in the list. Additionally, the term “comprising” is used throughout to mean including at least the recited feature(s) such that any greater number of the same features and/or types of other features and components are not precluded.
  • B. Embodiments of Methods for Forming Interconnects in Microfeature Workpieces
  • [0031]
    FIGS. 1A-1I illustrate stages of a method for forming interconnects in a microfeature workpiece 100 in accordance with one embodiment of the invention. FIG. 1A, for example, is a schematic side cross-sectional view of a portion of the workpiece 100 at an intermediate stage after partially forming a plurality of interconnects 140. The workpiece 100 can include a substrate 110 and a plurality of microelectronic dies 120 formed in and/or on the substrate 110. The substrate 110 has a first side 112 and a second side 114 opposite the first side 112. The substrate 110 is generally a semiconductor wafer, and the dies 120 are arranged in a die pattern on the wafer. The individual dies 120 include integrated circuitry 122 (shown schematically) and a plurality of terminals 124 (e.g., bond-pads) electrically coupled to the integrated circuitry 122. The terminals 124 shown in FIG. 1A are external features at the first side 112 of the substrate 110. In other embodiments, however, the terminals 124 can be internal features that are embedded at an intermediate depth within the substrate 110. Moreover, in additional embodiments, the dies 120 can have different features to perform different functions. For example, the individual dies may further include an image sensor (e.g., CMOS image sensor or CCD image sensor) for capturing pictures or other images in the visible spectrum, or detecting radiation in other spectrums (e.g., IR or UV ranges).
  • [0032]
    In previous processing steps, a first dielectric layer 130 was applied to the first side 112 of the substrate 110, and the interconnects 140 were partially formed in the workpiece 100. The first dielectric layer 130 can be a polyimide material or other suitable nonconductive materials. For example, the first dielectric layer 130 can be parylene, a low temperature chemical vapor deposition (low temperature CVD) material such as silicon nitride (Si3N4), silicon oxide (SiO2), and/or other suitable materials. The foregoing list of dielectric materials is not exhaustive. The conductive interconnects 140 extend from the first dielectric layer 130 to an intermediate depth in the substrate 110. As described in greater detail below with regard to FIG. 1B, the conductive interconnects 140 can include several layers of conductive material that are electrically coupled to corresponding terminals 124. Suitable methods for forming the portion of the interconnects 140 illustrated in FIG. 1A are disclosed in U.S. patent application Ser. Nos. 10/713,878; 10/867,352; 10/879,398; 11/027,443; 11/056,211; 11/169,546; 11/217,877; and 11/218,243, which are incorporated herein by reference. After partially forming the interconnects 140, the workpiece 100 can optionally be attached to a support member 190 with an adhesive 192 to provide rigidity to the workpiece 100 during subsequent processing steps.
  • [0033]
    FIG. 1B is a schematic side cross-sectional view of the area 1B shown in FIG. 1A with the workpiece 100 flipped over. The workpiece 100 includes an interconnect hole 180 extending from the terminal 114 to an intermediate depth in the substrate 110, a second dielectric layer 132 in the interconnect hole 180, and a vent hole 182 extending from the interconnect hole 180 to the second side 114 of the substrate 110. The second dielectric layer 132 electrically insulates components in the substrate 110 from the interconnect 140. The second dielectric layer 132 can be an ALD (atomic layer deposition) aluminum oxide material applied using a suitable deposition process or another suitable low temperature CVD oxide. In another embodiment, the second dielectric layer 132 can include a silane-based and/or an aluminum-based oxide material. In still further embodiments, the second dielectric layer 132 can include other suitable dielectric materials.
  • [0034]
    The illustrated interconnect 140 is formed in the interconnect hole 180 and has a first end portion 142 at the first dielectric layer 130 and a second end portion 144 at an intermediate depth in the substrate 110. The illustrated interconnect 140 includes a diffusion barrier layer 150 deposited over the second dielectric layer 132 in the hole 180, a seed layer 152 formed over the barrier layer 150 in the hole 180, a conductive layer 154 deposited over the seed layer 152 in the hole 180, and a conductive fill material 152 formed over the conductive layer 154 in the hole 180. The diffusion barrier layer 150 can be a layer of tantalum that is deposited onto the workpiece 100 using physical vapor deposition (PVD) and has a thickness of approximately 150 Angstroms. In other embodiments, the barrier layer 150 may be deposited onto the workpiece 100 using other vapor deposition processes, such as CVD, and/or may have a different thickness. In either case, the barrier layer 150 is not limited to tantalum, but rather may be composed of tungsten or other suitable materials that help contain the conductive fill material 156 in the interconnect hole 180.
  • [0035]
    The seed layer 152 can be deposited using vapor deposition techniques, such as PVD, CVD, atomic layer deposition, and/or plating. The seed layer 152 can be composed of Cu or other suitable materials. The thickness of the seed layer 152 may be about 2000 Angstroms, but could be more or less depending on the depth and aspect ratio of the hole 180. The conductive layer 154 can be Cu that is deposited onto the seed layer 152 in an electroless plating operation, electroplating operation, or another suitable method. The thickness of the conductive layer 154 can be about 1 micron, however, in other embodiments the conductive layer 154 can have a different thickness and/or include other suitable materials. In additional embodiments, the workpiece 100 may include a second conductive layer (not shown) that is deposited over the conductive layer 154 in the hole 180. The second conductive layer can be Ni or other suitable materials that function as a wetting agent for facilitating deposition of subsequent materials into the hole 180.
  • [0036]
    The conductive fill material 156 can include Cu, Ni, Co, Ag, Au, SnAgCu solder, AuSn solder, a solder having a different composition, or other suitable materials or alloys of materials having the desired conductivity. The conductive fill material 156 may be deposited into the hole 180 using plating processes, solder wave processes, screen printing processes, reflow processes, vapor deposition processes, or other suitable techniques. In other embodiments, the interconnects may have a different structure. For example, the interconnects may have additional layers in lieu of or in addition to the layers described above.
  • [0037]
    FIG. 1C is a schematic side cross-sectional view of the portion of the workpiece 100 after thinning the substrate 110 from the second side 114. The substrate 110 can be thinned by grinding, dry etching, chemical etching, chemical polishing, chemical-mechanical polishing, or other suitable processes. The thinning process may also remove a section of the second end portion 114 of the interconnect 140. For example, in one embodiment, the initial thickness of the substrate 110 is approximately 750 microns and the interconnect 140 extends to an intermediate depth of approximately 150 microns in the substrate 110, and the post-thinning thickness T of the substrate 110 is approximately 140 microns. These thicknesses can be different in other embodiments. After thinning the workpiece 100, the illustrated interconnect 140 includes an exposed surface 146 at the second end portion 144.
  • [0038]
    FIG. 1D is a schematic side cross-sectional view of the portion of the workpiece 100 after selectively removing additional material from the second side 114 of the substrate 110 so that the interconnect 140 projects from the substrate 110. The additional material can be removed via a plasma etch with SF6 or another suitable etchant that is selective to silicon. Alternatively, the additional material can be removed with other processes. In either case, after thinning the substrate 110, the second end portion 144 of the interconnect 140 projects a first distance D1 from the second side of the substrate 110. In several embodiments, the first distance D1 is between approximately 5 and 10 microns, although the first distance D1 can be less than 5 microns or more than 10 microns in other embodiments. The first distance D1 is selected based on the subsequent processing and application requirements.
  • [0039]
    FIG. 1E is a schematic side cross-sectional view of the area 1E shown in FIG. 1D after forming a recess 158 in the second end portion 144 of the interconnect 140. In the illustrated embodiment, the recess 158 is formed by removing a portion of the conductive fill material 156 from the interconnect 140. The conductive fill material 156 can be removed by a wet etch process with an etchant that is selective to the conductive fill material 156 and, consequently, removes the conductive fill material 156 at a faster rate than the seed and/or conductive layers 152 and/or 154. The illustrated recess 158 extends from the surface 146 of the interconnect 140 to a surface 157 of the conductive fill material 156, and has a depth D2 less than the first distance D1. The depth D2 of the recess 158 is selected based on the subsequent processing and application requirements. In other embodiments, such as the embodiments described below with reference to FIGS. 2A-3C, the interconnects may not include a recess in the second end portion 144.
  • [0040]
    FIG. 1F is a schematic side cross-sectional view of the portion of the workpiece 100 after forming a dielectric structure 170 across the second side 114 of the substrate 110 and the second end portion 144 of the interconnect 140. The illustrated dielectric structure 170 includes a first dielectric layer 172 and a second dielectric layer 174 deposited on the first dielectric layer 172. The first dielectric layer 172 can be parylene HT and have a thickness of approximately 0.5 micron. In other embodiments, other dielectric materials can be used and/or have different thicknesses. The second dielectric layer 174 can be an oxide such as silicon oxide (SiO2) and/or other suitable materials that are deposited by chemical vapor deposition and/or other suitable processes. In additional embodiments, the dielectric structure 170 can include a different number of layers.
  • [0041]
    FIG. 1G is a schematic side cross-sectional view of the portion of the workpiece 100 after removing sections of the interconnect 140 and the dielectric structure 170. The sections of the interconnect 140 and the dielectric structure 170 can be removed by grinding, dry etching, chemical etching, chemical polishing, chemical-mechanical polishing, or other suitable processes. In the illustrated embodiment, the workpiece 100 is polished to remove portions of the second dielectric layer 132, the barrier layer 150, the seed layer 152, the conductive layer 154, the first dielectric layer 172, and the second dielectric layer 174. The volume of material removed is selected so that (a) the recess 158 in the interconnect 140 has a desired depth D3, and (b) the interconnect 140 projects a desired distance D4 from an exterior surface 175 of the dielectric structure 170. In other embodiments, such as the embodiment described below with reference to FIGS. 3A-3C, the interconnect may not project from the exterior surface 175 of the dielectric structure 170. In either case, the interconnect 140 intersects a plane defined by the dielectric structure 170.
  • [0042]
    FIG. 1H is a schematic side cross-sectional view of the portion of the workpiece 100 after removing the section of the first dielectric layer 172 from the recess 158 in the interconnect 140. The section of the first dielectric layer 172 can be removed from the recess 158 by a plasma etching process (e.g., O2 plasma) or another suitable method that selectively removes the first dielectric layer 172 without significantly effecting the dielectric structure 170 formed on the substrate 110.
  • [0043]
    FIG. 1I is a schematic side cross-sectional view of the portion of the workpiece 100 after forming a conductive member 160 on the second end portion 144 of the interconnect 140. The illustrated conductive member 160 is a cap disposed in the recess 158 and extending over the barrier layer 150, the seed layer 152, and the conductive layer 154. The cap projects a desired distance D5 from the substrate 110 and forms an external contact for connection to an external device. The conductive member 160 can be electrolessly plated onto the second end portion 144 of the interconnect 140 or formed using other suitable processes. The conductive member 160 can include Ni or other suitable conductive materials. In other embodiments, the interconnect 140 may not include the conductive member 160. For example, the second end portion 144 of the interconnects 140 can be attached directly to an external device, or a conductive coupler (e.g., a solder ball) can be attached directly to the second end portion 144.
  • [0044]
    One feature of the method illustrated in FIGS. 1A-1I is that the interconnect 140 projects from the substrate 110. As a result, the section of the dielectric structure 170 covering the interconnect 140 can be removed by a simple polishing process without exposing the backside of the substrate 110. The resulting exposed surface 146 on the interconnect 140 may form an external contact to which an external device can be attached. Alternatively, the conductive member 160 can be disposed on the exposed surface 146 and form the external contact. In either case, an advantage of this feature is that the illustrated method does not require expensive and time-consuming photolithography processes to form external contacts on the backside of the workpiece 100.
  • [0045]
    Another advantage of the method illustrated in FIGS. 1A-1I is that the interconnect 140 can be sized to project a desired distance from the external surface 175 of the dielectric structure 170. The distance can be selected based on the application requirements for the die 110. For example, in applications in which the die 110 is stacked on another die, the distance may be selected to provide a desired gap between the two dies.
  • C. Additional Embodiments of Methods for Forming Interconnects in Microfeature Workpieces
  • [0046]
    FIGS. 2A-2C illustrate stages in a method for forming interconnects in a microfeature workpiece 200 in accordance with another embodiment of the invention. FIG. 2A, for example, is a schematic side cross-sectional view of a portion of the workpiece 200 at an intermediate stage after partially forming an interconnect 240. The illustrated workpiece 200 is generally similar to the workpiece 100 described above with reference to FIGS. 1A-1F. For example, the illustrated workpiece 200 includes a substrate 110, an interconnect 240 extending through and projecting from the substrate 110, and a dielectric structure 270 formed over the substrate 110 and the interconnect 240. The illustrated interconnect 240, however, does not include a recess at the second end portion 244.
  • [0047]
    FIG. 2B is a schematic side cross-sectional view of the portion of the workpiece 200 after removing sections of the interconnect 240 and the dielectric structure 270. The sections of the interconnect 240 and the dielectric structure 170 can be removed by grinding, dry etching, chemical etching, chemical polishing, chemical-mechanical polishing, or other suitable processes. The volume of the material removed is selected so that the interconnect 240 projects a desired distance D6 from an exterior surface 275 of the dielectric structure 270. The illustrated interconnect 240 includes a generally planar exposed surface 246 extending across the barrier layer 150, the seed layer 152, the conductive layer 154, and the conductive fill material 156.
  • [0048]
    FIG. 2C is a schematic side cross-sectional view of the portion of the workpiece 200 after forming a conductive member 260 on the generally planar exposed surface 246 of the interconnect 240. The conductive member 260 forms part of the electrically conductive interconnect 240 and, accordingly, is electrically coupled to the terminal 114 (FIG. 1B).
  • [0049]
    FIGS. 3A-3C illustrate stages in a method for forming interconnects in a microfeature workpiece 300 in accordance with another embodiment of the invention. FIG. 3A, for example, is a schematic side cross-sectional view of a portion of the workpiece 300 at an intermediate stage after partially forming an interconnect 340. The illustrated workpiece 300 is generally similar to the workpiece 200 described above with reference to FIG. 2A. For example, the illustrated workpiece 300 includes a substrate 110, an interconnect 340 extending through and projecting from the substrate 110, and a dielectric structure 370 formed over the substrate 110 and the interconnect 340.
  • [0050]
    FIG. 3B is a schematic side cross-sectional view of the portion of the workpiece 300 after removing sections of the interconnect 340 and the dielectric structure 370. The sections of the interconnect 340 and the dielectric structure 370 are removed to form a generally planar surface across the workpiece 300 such that an exposed surface 346 of the interconnect 340 is generally coplanar with an exterior surface 375 of the dielectric structure 370.
  • [0051]
    FIG. 3C is a schematic side cross-sectional view of the workpiece 300 after forming a conductive member 360 on the exposed surface 346 of the interconnect 340. The conductive member 360 forms part of the electrically conductive interconnect 340 and, accordingly, is electrically coupled to the terminal 114 (FIG. 1B).
  • [0052]
    From the foregoing, it will be appreciated that specific embodiments of the invention have been described herein for purposes of illustration, but that various modifications may be made without deviating from the spirit and scope of the invention. For example, many of the elements of one embodiment can be combined with other embodiments in addition to or in lieu of the elements of the other embodiments. Accordingly, the invention is not limited except as by the appended claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US2821959 *29 Mar 19564 Feb 1958Bell Telephone Labor IncMass soldering of electrical assemblies
US3006318 *26 Mar 195831 Oct 1961Western Electric CoApparatus for applying solder coatings to surfaces
US3345134 *11 Apr 19633 Oct 1967Knapsack AgProcess and apparatus for the manufacture of titanium nitride
US3865298 *14 Aug 197311 Feb 1975Atomic Energy CommissionSolder leveling
US3902036 *2 May 197426 Aug 1975Western Electric CoControl system using multiplexed laser beams
US4040168 *24 Nov 19759 Aug 1977Rca CorporationFabrication method for a dual gate field-effect transistor
US4368106 *21 Jul 198111 Jan 1983General Electric CompanyImplantation of electrical feed-through conductors
US4534100 *28 Jun 198213 Aug 1985The United States Of America As Represented By The Secretary Of The Air ForceElectrical method of making conductive paths in silicon
US4581301 *10 Apr 19848 Apr 1986Michaelson Henry WAdditive adhesive based process for the manufacture of printed circuit boards
US4608480 *8 Jun 198426 Aug 1986S.N.E.C.M.A.Process and apparatus for laser drilling
US4614427 *18 May 198430 Sep 1986Hitachi, Ltd.Automatic contaminants detection apparatus
US4627971 *22 Apr 19859 Dec 1986Alza CorporationOsmotic device with self-sealing passageway
US4660063 *18 Mar 198521 Apr 1987General Electric CompanyImmersion type ISFET
US4756765 *12 Dec 198312 Jul 1988Avco Research Laboratory, Inc.Laser removal of poor thermally-conductive materials
US4768291 *12 Mar 19876 Sep 1988Monarch Technologies CorporationApparatus for dry processing a semiconductor wafer
US4818728 *3 Dec 19874 Apr 1989Sharp Kabushiki KaishaMethod of making a hybrid semiconductor device
US4907127 *21 Mar 19886 Mar 1990Lee John K CPrinted circuit board construction and method for producing printed circuit end products
US4959705 *17 Oct 198825 Sep 1990Ford Microelectronics, Inc.Three metal personalization of application specific monolithic microwave integrated circuit
US4964212 *8 Sep 198923 Oct 1990Commissariat A L'energie AtomiqueProcess for producing electrical connections through a substrate
US4984597 *3 Nov 198915 Jan 1991Cfm Technologies Research AssociatesApparatus for rinsing and drying surfaces
US5006922 *14 Feb 19909 Apr 1991Motorola, Inc.Packaged semiconductor device having a low cost ceramic PGA package
US5024966 *16 Apr 199018 Jun 1991At&T Bell LaboratoriesMethod of forming a silicon-based semiconductor optical device mount
US5026964 *28 Feb 198625 Jun 1991General Electric CompanyOptical breakthrough sensor for laser drill
US5027184 *17 Jun 198725 Jun 1991Rockwell International CorporationNPN type lateral transistor with minimal substrate operation interference
US5037782 *6 Jul 19896 Aug 1991Mitsubishi Denki Kabushiki KaishaMethod of making a semiconductor device including via holes
US5098864 *14 Jan 199124 Mar 1992Olin CorporationProcess for manufacturing a metal pin grid array package
US5102829 *22 Jul 19917 Apr 1992At&T Bell LaboratoriesPlastic pin grid array package
US5123902 *13 Sep 198923 Jun 1992Carl-Zeiss-StiftungMethod and apparatus for performing surgery on tissue wherein a laser beam is applied to the tissue
US5144412 *2 Aug 19901 Sep 1992Olin CorporationProcess for manufacturing plastic pin grid arrays and the product produced thereby
US5145099 *4 Nov 19918 Sep 1992Micron Technology, Inc.Method for combining die attach and lead bond in the assembly of a semiconductor package
US5158911 *23 Jul 199127 Oct 1992Thomson Composants MicroondesMethod for interconnection between an integrated circuit and a support circuit, and integrated circuit adapted to this method
US5200366 *26 Apr 19916 Apr 1993Hitachi, Ltd.Semiconductor device, its fabrication method and molding apparatus used therefor
US5219344 *24 Jul 199115 Jun 1993Visx, IncorporatedMethods and apparatus for laser sculpture of the cornea
US5233448 *4 May 19923 Aug 1993Industrial Technology Research InstituteMethod of manufacturing a liquid crystal display panel including photoconductive electrostatic protection
US5237148 *3 Oct 199117 Aug 1993Brother Kogyo KabushikiDevice for manufacturing a nozzle and its manufacturing method
US5289631 *4 Mar 19921 Mar 1994McncMethod for testing, burn-in, and/or programming of integrated circuit chips
US5291062 *1 Mar 19931 Mar 1994Motorola, Inc.Area array semiconductor device having a lid with functional contacts
US5292686 *18 Dec 19918 Mar 1994Triquint Semiconductor, Inc.Method of forming substrate vias in a GaAs wafer
US5294568 *10 Apr 199215 Mar 1994Genus, Inc.Method of selective etching native oxide
US5304743 *12 May 199219 Apr 1994Lsi Logic CorporationMultilayer IC semiconductor package
US5378312 *7 Dec 19933 Jan 1995International Business Machines CorporationProcess for fabricating a semiconductor structure having sidewalls
US5378313 *22 Dec 19933 Jan 1995Pace; Benedict G.Hybrid circuits and a method of manufacture
US5380681 *21 Mar 199410 Jan 1995United Microelectronics CorporationThree-dimensional multichip package and methods of fabricating
US5402435 *7 Mar 199428 Mar 1995Matsushita Electric Industrial Co., Ltd.Optical device
US5406630 *10 Jan 199411 Apr 1995Motorola, Inc.Tamperproof arrangement for an integrated circuit device
US5424573 *4 Mar 199313 Jun 1995Hitachi, Ltd.Semiconductor package having optical interconnection access
US5438212 *24 Feb 19941 Aug 1995Mitsubishi Denki Kabushiki KaishaSemiconductor device with heat dissipation structure
US5447871 *5 Mar 19935 Sep 1995Goldstein; Edward F.Electrically conductive interconnection through a body of semiconductor material
US5464960 *10 Nov 19937 Nov 1995Iatrotech, Inc.Laser calibration device
US5481483 *18 Jan 19952 Jan 1996Ford Motor CompanyNon-contact method of obtaining dimensional information about an object for comparing similar objects
US5485039 *14 Dec 199216 Jan 1996Hitachi, Ltd.Semiconductor substrate having wiring conductors at a first main surface electrically connected to plural pins at a second main surface
US5496755 *8 Aug 19945 Mar 1996Texas Instruments IncorporatedIntegrated circuit and method
US5515167 *13 Sep 19947 May 1996Hughes Aircraft CompanyTransparent optical chuck incorporating optical monitoring
US5518956 *2 Sep 199321 May 1996General Electric CompanyMethod of isolating vertical shorts in an electronic array using laser ablation
US5550403 *2 Jun 199427 Aug 1996Lsi Logic CorporationImproved laminate package for an integrated circuit and integrated circuit having such a package
US5585308 *29 Mar 199517 Dec 1996Sgs-Thomson Microelectronics, Inc.Method for improved pre-metal planarization
US5585675 *11 May 199417 Dec 1996Harris CorporationSemiconductor die packaging tub having angularly offset pad-to-pad via structure configured to allow three-dimensional stacking and electrical interconnections among multiple identical tubs
US5614743 *21 Jul 199525 Mar 1997Kabushiki Kaisha ToshibaMicrowave integrated circuit (MIC) having a reactance element formed on a groove
US5618752 *5 Jun 19958 Apr 1997Harris CorporationMethod of fabrication of surface mountable integrated circuits
US5624437 *28 Mar 199529 Apr 1997Freeman; Jerre M.High resolution, high speed, programmable laser beam modulating apparatus for microsurgery
US5627106 *6 May 19946 May 1997United Microelectronics CorporationTrench method for three dimensional chip connecting during IC fabrication
US5646067 *5 Jun 19958 Jul 1997Harris CorporationMethod of bonding wafers having vias including conductive material
US5654221 *10 Apr 19955 Aug 1997International Business Machines CorporationMethod for forming semiconductor chip and electronic module with integrated surface interconnects/components
US5673846 *24 Aug 19957 Oct 1997International Business Machines CorporationSolder anchor decal and method
US5684642 *27 Oct 19944 Nov 1997Mitsubishi Denki Kabushiki KaishaOptical transmission system and light radiating method
US5690841 *8 Dec 199425 Nov 1997Pharmacia Biotech AbMethod of producing cavity structures
US5718791 *5 Jun 199517 Feb 1998R + S Stanztechnik GmbhMethod of laminating a trim panel and folding a cover sheet edge around the panel rim
US5723904 *10 Mar 19943 Mar 1998Sumitomo Electric Industries, Ltd.Packaged semiconductor device suitable to be mounted and connected to microstrip line structure board
US5726493 *24 Feb 199710 Mar 1998Fujitsu LimitedSemiconductor device and semiconductor device unit having ball-grid-array type package structure
US5734555 *30 Mar 199431 Mar 1998Intel CorporationShared socket multi-chip module and/or piggyback pin grid array package
US5771158 *27 Jun 199623 Jun 1998Mitsubishi Denki Kabushiki KaishaPrinted circuit board, printed circuit board used for flat panel display drive circuit, and flat panel display device
US5773359 *26 Dec 199530 Jun 1998Motorola, Inc.Interconnect system and method of fabrication
US5776824 *22 Dec 19957 Jul 1998Micron Technology, Inc.Method for producing laminated film/metal structures for known good die ("KG") applications
US5807439 *29 Sep 199715 Sep 1998Siemens AktiengesellschaftApparatus and method for improved washing and drying of semiconductor wafers
US5811799 *31 Jul 199722 Sep 1998Wu; Liang-ChungImage sensor package having a wall with a sealed cover
US5821532 *16 Jun 199713 Oct 1998Eastman Kodak CompanyImager package substrate
US5825080 *18 Dec 199620 Oct 1998Atr Optical And Radio Communications Research LaboratoriesSemiconductor device provided with surface grounding conductor for covering surfaces of electrically insulating films
US5826628 *6 Jun 199727 Oct 1998Micron Technology, Inc.Form tooling and method of forming semiconductor package leads
US5847454 *22 Sep 19948 Dec 1998Cornell Research Foundcatton, Inc.Electrically isolated released microstructures
US5851845 *18 Dec 199522 Dec 1998Micron Technology, Inc.Process for packaging a semiconductor die using dicing and testing
US5857963 *17 Jul 199612 Jan 1999Welch Allyn, Inc.Tab imager assembly for use in an endoscope
US5861654 *28 Nov 199519 Jan 1999Eastman Kodak CompanyImage sensor assembly
US5870289 *14 Dec 19959 Feb 1999Hitachi, Ltd.Chip connection structure having diret through-hole connections through adhesive film and wiring substrate
US5870823 *27 Nov 199616 Feb 1999International Business Machines CorporationMethod of forming a multilayer electronic packaging substrate with integral cooling channels
US5893828 *2 May 199613 Apr 1999Uram; MartinContact laser surgical endoscope and associated myringotomy procedure
US5904499 *5 Aug 199718 May 1999Pace; Benedict GPackage for power semiconductor chips
US5969422 *15 May 199719 Oct 1999Advanced Micro Devices, Inc.Plated copper interconnect structure
US5998240 *4 May 19987 Dec 1999Northrop Grumman CorporationMethod of extracting heat from a semiconductor body and forming microchannels therein
US5998292 *12 Nov 19977 Dec 1999International Business Machines CorporationMethod for making three dimensional circuit integration
US6004867 *12 Dec 199721 Dec 1999Samsung Electronics Co., Ltd.Chip-size packages assembled using mass production techniques at the wafer-level
US6008070 *21 May 199828 Dec 1999Micron Technology, Inc.Wafer level fabrication and assembly of chip scale packages
US6008914 *22 Sep 199728 Dec 1999Mitsubishi Denki Kabushiki KaishaLaser transfer machining apparatus
US6080291 *10 Jul 199827 Jun 2000Semitool, Inc.Apparatus for electrochemically processing a workpiece including an electrical contact assembly having a seal member
US6097087 *31 Oct 19971 Aug 2000Micron Technology, Inc.Semiconductor package including flex circuit, interconnects and dense array external contacts
US6103547 *17 Jan 199715 Aug 2000Micron Technology, Inc.High speed IC package configuration
US6107180 *30 Jan 199822 Aug 2000Motorola, Inc.Method for forming interconnect bumps on a semiconductor die
US6107186 *27 Jan 199922 Aug 2000Advanced Micro Devices, Inc.High planarity high-density in-laid metallization patterns by damascene-CMP processing
US6294837 *30 Aug 199925 Sep 2001Micron Technology, Inc.Semiconductor interconnect having laser machined contacts
US6667551 *22 Jan 200123 Dec 2003Seiko Epson CorporationSemiconductor device and manufacturing thereof, including a through-hole with a wider intermediate cavity
US6703689 *10 Jul 20019 Mar 2004Seiko Epson CorporationMiniature optical element for wireless bonding in an electronic instrument
US6720661 *1 Jun 200113 Apr 2004Seiko Epson CorporationSemiconductor device, method of fabricating the same, stack-type semiconductor device, circuit board and electronic instrument
US6734084 *26 Jun 200311 May 2004Mitsubishi Denki Kabushiki KaishaMethod of manufacturing a semiconductor device with recesses using anodic oxide
US6809421 *20 Aug 199926 Oct 2004Kabushiki Kaisha ToshibaMultichip semiconductor device, chip therefor and method of formation thereof
US6864172 *17 Jun 20038 Mar 2005Sanyo Electric Co., Ltd.Manufacturing method of semiconductor device
US6936536 *9 Oct 200230 Aug 2005Micron Technology, Inc.Methods of forming conductive through-wafer vias
US7074703 *8 Jun 200411 Jul 2006Seiko Epson CorporationSemiconductor device and method of manufacturing the same, circuit board, and electronic instrument
US7214615 *16 Mar 20048 May 2007Seiko Epson CorporationMethod of manufacturing semiconductor device, semiconductor device, circuit substrate and electronic apparatus
US7432582 *14 Dec 20047 Oct 2008Hewlett-Packard Development Company, L.P.Method of forming a through-substrate interconnect
US20020115290 *22 Feb 200122 Aug 2002Halahan Patrick B.Semiconductor structures having multiple conductive layers in an opening, and methods for fabricating same
US20050151228 *6 Dec 200414 Jul 2005Kazumasa TanidaSemiconductor chip and manufacturing method for the same, and semiconductor device
US20060043569 *13 May 20052 Mar 2006Benson Peter ALow temperature methods of forming back side redistribution layers in association with through wafer interconnects, semiconductor devices including same, and assemblies
US20070032061 *5 Aug 20058 Feb 2007Farnworth Warren MMethods of forming through-wafer interconnects and structures resulting therefrom
US20130147036 *13 Dec 201113 Jun 2013Stats Chippac, Ltd.Semiconductor Device and Method of Forming UBM Structure on Back Surface of TSV Semiconductor Wafer
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US922470824 Jul 201429 Dec 2015Commissariat A L'energie Atomique Et Aux Energies AlternativesMethod for manufacturing a conducting contact on a conducting element
Classifications
U.S. Classification257/737, 257/E23.068
International ClassificationH01L23/498
Cooperative ClassificationH01L2224/13025, H01L23/481, H01L21/76898
European ClassificationH01L23/48J, H01L21/768T
Legal Events
DateCodeEventDescription
12 May 2016ASAssignment
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN
Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001
Effective date: 20160426
2 Jun 2016ASAssignment
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL
Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001
Effective date: 20160426
8 Jun 2017ASAssignment
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN
Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001
Effective date: 20160426