US20110050472A1 - Delta-sigma analog-to-digital converter (adc) having a serialized quantizer output - Google Patents
Delta-sigma analog-to-digital converter (adc) having a serialized quantizer output Download PDFInfo
- Publication number
- US20110050472A1 US20110050472A1 US12/551,198 US55119809A US2011050472A1 US 20110050472 A1 US20110050472 A1 US 20110050472A1 US 55119809 A US55119809 A US 55119809A US 2011050472 A1 US2011050472 A1 US 2011050472A1
- Authority
- US
- United States
- Prior art keywords
- output
- bit stream
- quantizer
- analog
- serial bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
- H03M3/466—Multiplexed conversion systems
- H03M3/472—Shared, i.e. using a single converter for multiple channels
- H03M3/474—Shared, i.e. using a single converter for multiple channels using time-division multiplexing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/422—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
- H03M3/424—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a multiple bit one
Definitions
- the present invention relates generally to analog-to-digital converters, and more specifically, to an analog-to-digital converter having a serialized quantizer output.
- Delta-sigma analog-to-digital converters are in widespread use in consumer and industrial devices. Delta-sigma ADCs provide a very linear response and control of quantization noise. The relative simplicity of the architecture and the ability to finely control the quantization noise makes delta-sigma converter implementations very desirable.
- the delta-sigma modulator based analog-to-digital converter includes a loop filter that receives an input signal and a quantizer that converts the output of the loop filter to a digital representation.
- Feedback from the quantizer output is applied to the loop filter in feedback modulator topologies or is summed with the output of the loop filter in feed-forward modulator topologies to provide a closed-loop that causes the time-average value of the output of the quantizer to accurately represent the value of the modulator input signal.
- the loop filter provides shaping of the quantization noise at the output of the quantizer in response to the feedback signal applied from the quantizer to the loop filter.
- the feedback provided from the quantizer is typically generated by a coarse feedback DAC that receives the digital output of the quantizer and generates an analog value that is provided to the loop filter or the output summer.
- the output of the delta-sigma ADC is generally the output of a decimation filter that is provided at a rate substantially lower than the quantization rate of the quantizer.
- the output decimated samples are usually provided in either a parallel or serial form.
- the input to the decimation filter, which is the output of the quantizer is typically provided in a parallel form if the output of the quantizer has more than two levels. Since a typical quantizer may have, for example, seventeen levels, a serial bit stream at five times the quantization rate would be required to transfer the quantizer output using a typical serial interface.
- the analog-to-digital converter includes a loop filter that provides an output to a quantizer input.
- the output of the quantizer provides the output of a delta-sigma modulator and is converted using a digital-to-analog converter to provide a feedback signal to the loop filter.
- the output of the quantizer is coupled to a serial data circuit that serializes the output of the quantizer to produce a serial bit stream at a data rate that is higher than the quantization rate, but lower than the quantization rate multiplied by the number of bits required to represent the input to the digital-to-analog converter.
- Additional information may be encoded in the selection among redundant codes provided in the serial bit stream and the output of the quantizer may be encoded as differences so that as few as two bits are required to represent the quantizer output, while providing two redundant codes that can be used to encode other information such as synchronization information, framing information (especially among multiple ADC channels) and an absolute value of the output of the ADC.
- the output of the quantizer may be provided to a digital integrator.
- a difference circuit generates a difference between a present value and a previous value if the output of the digital integrator provides a feedback signal to the loop filter, which may include a summing circuit for combining the feedback with a plurality of feed-forward signals provided from the loop filter.
- the output of the difference circuit is encoded in the serial bit stream, and the output of the digital integrator is then encoded in the selection of the redundant codes at a lower rate in order to provide the absolute output value of the ADC at the remote end of a serial interface that receives the serial bit stream.
- FIG. 1 is a block diagram depicting a delta-sigma ADC in accordance with an embodiment of the present invention.
- FIG. 2 is a block diagram depicting a delta-sigma ADC in accordance with another embodiment of the present invention.
- FIG. 3 is a block diagram depicting a delta-sigma modulator that can be used in the ADC of FIG. 2 in accordance with an embodiment of the present invention.
- FIG. 4 is a timing diagram showing waveforms within the ADC converters of FIG. 1 and FIG. 2 .
- the present invention encompasses a delta-sigma analog-to-digital converter (ADC) method and apparatus having a serialized quantizer output.
- the serial output provides for cost effective and simple isolation through a transformer, optical coupler, or capacitive coupling mechanism.
- the serial data output of the ADC of the present invention has a bit rate that is greater than the quantization rate, but less than a rate determined by the number of bits required to represent the output of the quantizer multiplied by the quantization rate. In other words, the ratio of the bit rate of the ADC output to the quantization rate is greater than unity, but less than the number of bits required to represent the output of the quantizer.
- Additional information such as synchronization for the samples and synchronization of a rotating pattern of multiple channels of data can be encoded in the bit stream by selecting among multiple redundant codes for one or more values of the quantizer output, which may be delta (difference) encoded. If the quantizer output is delta encoded, the additional information may include an absolute value of the quantizer output, so that the startup value can be determined from the absolute value and subsequent changes received at the remote side of the interface and any error due to a missed or erroneous transmission can be corrected.
- ADC circuit 8 a delta-sigma analog-to-digital converter (ADC) circuit 8 , in accordance with an embodiment of the present invention, is shown.
- a delta-sigma modulator 10 formed by a summer 11 , a loop filter 12 that noise-shapes the output of summer 11 , a quantizer 13 that converts the output of loop filter 12 to a digital value, and a digital-to-analog converter (DAC) 15 that provides a feedback signal to summer 11 .
- the time average of the output of quantizer 13 represents the value of the voltage of input signal in.
- a serial data circuit 14 converts the output of quantizer 13 to a serial bit stream serdat, and a modulator 16 may modulate serial bit stream serdat generated by serial data circuit 14 for transmission through transformer T 1 .
- the above described circuitry is contained within a first integrated circuit IC 1 which is coupled to a second integrated circuit IC 2 by transformer T 1 .
- Second integrated circuit IC 2 contains a serial receiver circuit 17 that receives modulated serial bitstream bpskdat, performs error checking and synchronization, and reconstructs serial bit stream serdat.
- Second integrated circuit IC 2 may also include a power supply and clock circuit 19 that superimposes or otherwise multiplexes a waveform carrying power and/or clock information on transformer T 1 .
- First integrated circuit IC 1 includes a rectifier circuit 27 for obtaining power supply voltage V DD from the superimposed power waveform for operating first integrated circuit IC 1 and a clock extractor circuit 28 that generates a master clock mclk for operating quantizer 13 , serial data circuit 14 and modulator 16 .
- the output of serial receiver circuit 17 is provided to a digital filter 18 , which produces ADC samples at output out from a much larger number of quantizer output values reconstructed by serial receiver circuit 17 from serial bit stream serdat.
- the serial bit stream generated by serial data circuit 14 not only transforms the output of quantizer 13 to serial bit stream serdat, but also encodes additional information info in serial bit stream serdat. Additional information info is embedded by selecting among redundant codes, an example of which is illustrated below in Table I.
- the transfer rate of additional information info is dependent on the pattern of values at the output of quantizer 13 , since additional information info can only be transmitted when the value of the output of quantizer 13 is 0 in the illustrated encoding scheme, since 0 is the only value for which selection between multiple redundant codes can be made in order to encode the extra information.
- the transfer rate is sufficient for certain types of information, such as synchronization information and error correcting information that does not require a high transmission rate.
- the quantizer output value(s) chosen for assignment to redundant codes can be a more frequent value than other values.
- the zero code may be generated by more than 50% of samples, statistically, yielding an average bit rate of additional information info of at least 1 ⁇ 6 of the bit rate of the serial bit stream transmitted through transformer T 1 .
- ADC 8 A of FIG. 2 is similar to ADC 8 of FIG. 1 , so only differences between them will be described below.
- a multiplexer 6 is included to select between multiple input signals in response to a selection value sel provided by a control circuit 20 , which may be for example, a microprocessor or state machine that manages the sampling of multiple input channels. Selection value sel may determine all or part of the additional information info and multiplexer 6 and control circuit 20 may also be included in the ADC of FIG.
- additional information info encoded by a serial data circuit 14 A will include framing information corresponding to selection value sel, as well as synchronization information indicating the location of the first bit of each serial value transmitted by serial data circuit 14 A, and an absolute value abs of the output of a limiter 21 included within delta-sigma modulator 10 A, which will be described in further detail below.
- Limiter 21 receives the output of quantizer 13 and limits changes in the output codes generated by quantizer 13 , so that the difference between successive quantizer values can only be an increment (+1), a decrement ( ⁇ 1), or no change (0).
- a difference circuit, formed by unit delay 22 and subtractor 23 provides a serial bitstream diff, that encodes differences between the quantizer output values, and serial data circuit 14 A encodes the output of subtractor 23 in a two-bit serial bitstream as depicted in Table II below.
- Delta-sigma modulator 10 B receives input in and provides a noise-shaped output abs.
- output abs is provided from a digital integrator 40 that integrates the output of quantizer 13 that quantizes the output of the loop filter.
- Digital integrator includes a storage device, delay 44 that stores a previous value of the output of digital integrator 40 and an adder 42 that adds the present value of digital integrator 40 to the stored previous value, forming an accumulator.
- Output abs of adder 42 is serialized as a serial bit stream, transmitted, received and provided to a low-pass filter, e.g. as in ADC 8 of FIG. 1 .
- a portion of the feedback signal applied to the loop filter is differentiated by a differencing circuit.
- the differencing circuit is provided by a differentiator 39 that receives an input from a DAC 36 and applied to a summer 33 C that provides the input to the final integrator stage 31 C.
- DAC 36 receives the output of storage device 44 .
- Another feedback path that is necessary for the converter to provide the correct DC and low-frequency output from the converter corresponding to the voltage of signal IN, is provided directly from DAC 36 .
- a loop filter is implemented by a series of analog integrator stages 31 A- 31 C that each receive an input signal from the previous stage.
- Input summers 33 A and 33 C provide for combining feedback signals with the other inputs of the first and third integrator stages 31 A and 31 C, respectively.
- the output of integrator 31 C is combined by a summer 33 D with feed-forward signals scaled by scaling circuits 32 A- 32 D, provided from input signal in and the outputs of integrator stages 31 A-C, respectively.
- the output of summer 33 D provides the input to quantizer 13 .
- the resulting filter is a third-order filter with four tunable feed-forward paths.
- Combiners 33 A and 33 C- 33 D may be summing amplifiers, and scaling circuits 32 A-D may be resistors that set the gain of the summing amplifier with respect to the output of each integrator 31 A- 31 C.
- scaling circuits 32 A- 32 D will generally be the input charge-transfer capacitors and associated switching circuits.
- the depicted delta-sigma modulator is described in further detail and in alternative embodiments in U.S. Pat. No. 7,423,567, issued Sep. 19, 2008 to the Applicant, and which is incorporated herein by reference.
- Clock signal clk illustrates the quantization (sampling) period of delta-sigma modulator 10 A and serial bit stream serdat provided from the output of serial data circuit 14 is shown, encoding output diff of subtractor 23 with codes as shown in Table I with most significant bit (MSB) first.
- Additional information info is labeled below with an “x” and has a dashed line in the corresponding waveform in intervals during which additional information info is not present, and illustrated as having binary values 1 or 0 in intervals during which valid additional information info is present (i.e., when serial bit stream serdat is encoding “no change” or 0).
- Signal bpskdat is an illustrative output of modulator 16 showing bipolar phase-shift keying modulation, but it is understood that any suitable modulation technique such as frequency modulation (FM) or modified FM (MFM) may be used.
- FM frequency modulation
- MFM modified FM
- suitable modulation techniques for transfer of signals through transformers, such as transformer T 1 of FIG. 1 are those having a zero net DC value, and unmodulated serialized outputs of quantizers in delta-sigma modulators of the present invention may also be used if the encoding is such that a net DC value is avoided in a long-term average of the serial bitstream.
- a marker can be generated by a succession of the same state of additional information info, such as two successive ones followed by a zero: “110”. Occurrence of the marker can provide synchronization information, and the codes between the markers can provide other information such as the absolute value abs of the quantizer output and channel framing information. For example if a sequence such as 1100011001100101101100 . . .
- M is generated in additional information info and is interpreted as M00M0M0010M0M00, where M is a marker, if the number of bits between each marker M is limited to five (or the number of codes starting with a zero is limited to 6 between successive “11” occurrences), then 18 codes are available, which can for example, encode 17 absolute quantizer levels and one extra code for indicating that other information follows in a next code, such as a channel number.
- Table III illustrates an encoding scheme in which the coding scheme stated above is followed.
- the leading zero and the trailing “11” are included in the codes, so that each code includes a start bit “0” and a stop marker “11.”
- the unique (data-bearing) portion of each code is shown in bold.
- the codes shown in Table III are codes transmitted via the selection among redundant codes for the quantizer output difference information, such as codes “01” and “10” of Table II. Therefore, the Codes shown in column 1 of Table III are not bit sequences in serial bitstream serdat, but rather occurrences of the different redundant codes that indicate “0” and “1”.
- the rate of transmission of the bits forming the codes illustrated in Table III varies with the occurrence of the codes in the quantizer difference information for which redundant code selection is possible. Therefore, the data rate of the information transmitted via the codes of Table III varies not only with the length of the code, but with the pattern of the difference information being generated by the quantizer at any given time.
- a constant average bit rate for the bits of the codes shown in Table III can be assumed, as the statistical likelihood of the difference values assigned to redundant codes should be relatively constant under normal operating conditions of the ADC.
- the cumulative value of the quantizer differences that have been received since the start bit was received are added to the received absolute quantizer offset value abs to determine the offset of the quantizer value at the receiver.
- any differences between the computed value of quantizer offset value abs from a newly received code and the current absolute offset value at the receiver is an indication that a transmission error has occurred at some time and an indication of channel quality can be generated from the number of detected errors.
- the last code in Table III, NULL code 011 provides framing for multiple-channel ADCs and is emitted when the next code corresponds to channel 0. After the channel zero code, the channel values rotate from sample to sample, both in the top-level encoding of the quantizer difference output diff, and in the sub-code encoding of the absolute quantizer offset value abs via selection between the redundant difference codes.
Abstract
Description
- 1. Field of the Invention
- The present invention relates generally to analog-to-digital converters, and more specifically, to an analog-to-digital converter having a serialized quantizer output.
- 2. Background of the Invention
- Delta-sigma analog-to-digital converters (ADCs) are in widespread use in consumer and industrial devices. Delta-sigma ADCs provide a very linear response and control of quantization noise. The relative simplicity of the architecture and the ability to finely control the quantization noise makes delta-sigma converter implementations very desirable. The delta-sigma modulator based analog-to-digital converter includes a loop filter that receives an input signal and a quantizer that converts the output of the loop filter to a digital representation. Feedback from the quantizer output is applied to the loop filter in feedback modulator topologies or is summed with the output of the loop filter in feed-forward modulator topologies to provide a closed-loop that causes the time-average value of the output of the quantizer to accurately represent the value of the modulator input signal. The loop filter provides shaping of the quantization noise at the output of the quantizer in response to the feedback signal applied from the quantizer to the loop filter. The feedback provided from the quantizer is typically generated by a coarse feedback DAC that receives the digital output of the quantizer and generates an analog value that is provided to the loop filter or the output summer.
- The output of the delta-sigma ADC is generally the output of a decimation filter that is provided at a rate substantially lower than the quantization rate of the quantizer. The output decimated samples are usually provided in either a parallel or serial form. However, the input to the decimation filter, which is the output of the quantizer, is typically provided in a parallel form if the output of the quantizer has more than two levels. Since a typical quantizer may have, for example, seventeen levels, a serial bit stream at five times the quantization rate would be required to transfer the quantizer output using a typical serial interface. In some applications, for example in isolated circuits such as transformer-coupled or optically-isolated circuits, it is desirable to couple the quantizer output using a serial interface in order to transfer the data from the quantizer output to the serial interface over a single channel. However, the increased data rate required in an ADC having a number of quantizer levels greater than two comes with increased power requirements, increased component bandwidth requirements and higher generated levels of electromagnetic interference (EMI) due to the higher bit rates required.
- Therefore, it would be desirable to provide a delta sigma ADC that has a serialized quantizer output without requiring a high serial data rate.
- The above stated objective of providing a delta sigma ADC with a serialized quantizer output is achieved in an analog-to-digital converter circuit and its method of operation.
- The analog-to-digital converter includes a loop filter that provides an output to a quantizer input. The output of the quantizer provides the output of a delta-sigma modulator and is converted using a digital-to-analog converter to provide a feedback signal to the loop filter. The output of the quantizer is coupled to a serial data circuit that serializes the output of the quantizer to produce a serial bit stream at a data rate that is higher than the quantization rate, but lower than the quantization rate multiplied by the number of bits required to represent the input to the digital-to-analog converter.
- Additional information may be encoded in the selection among redundant codes provided in the serial bit stream and the output of the quantizer may be encoded as differences so that as few as two bits are required to represent the quantizer output, while providing two redundant codes that can be used to encode other information such as synchronization information, framing information (especially among multiple ADC channels) and an absolute value of the output of the ADC.
- In a particular embodiment, the output of the quantizer may be provided to a digital integrator. A difference circuit generates a difference between a present value and a previous value if the output of the digital integrator provides a feedback signal to the loop filter, which may include a summing circuit for combining the feedback with a plurality of feed-forward signals provided from the loop filter. The output of the difference circuit is encoded in the serial bit stream, and the output of the digital integrator is then encoded in the selection of the redundant codes at a lower rate in order to provide the absolute output value of the ADC at the remote end of a serial interface that receives the serial bit stream.
- The foregoing and other objectives, features, and advantages of the invention will be apparent from the following, more particular, description of the preferred embodiment of the invention, as illustrated in the accompanying drawings.
-
FIG. 1 is a block diagram depicting a delta-sigma ADC in accordance with an embodiment of the present invention. -
FIG. 2 is a block diagram depicting a delta-sigma ADC in accordance with another embodiment of the present invention. -
FIG. 3 is a block diagram depicting a delta-sigma modulator that can be used in the ADC ofFIG. 2 in accordance with an embodiment of the present invention. -
FIG. 4 is a timing diagram showing waveforms within the ADC converters ofFIG. 1 andFIG. 2 . - The present invention encompasses a delta-sigma analog-to-digital converter (ADC) method and apparatus having a serialized quantizer output. The serial output provides for cost effective and simple isolation through a transformer, optical coupler, or capacitive coupling mechanism. The serial data output of the ADC of the present invention has a bit rate that is greater than the quantization rate, but less than a rate determined by the number of bits required to represent the output of the quantizer multiplied by the quantization rate. In other words, the ratio of the bit rate of the ADC output to the quantization rate is greater than unity, but less than the number of bits required to represent the output of the quantizer. Additional information such as synchronization for the samples and synchronization of a rotating pattern of multiple channels of data can be encoded in the bit stream by selecting among multiple redundant codes for one or more values of the quantizer output, which may be delta (difference) encoded. If the quantizer output is delta encoded, the additional information may include an absolute value of the quantizer output, so that the startup value can be determined from the absolute value and subsequent changes received at the remote side of the interface and any error due to a missed or erroneous transmission can be corrected.
- Referring now to
FIG. 1 , a delta-sigma analog-to-digital converter (ADC)circuit 8, in accordance with an embodiment of the present invention, is shown. A delta-sigma modulator 10 formed by asummer 11, aloop filter 12 that noise-shapes the output ofsummer 11, aquantizer 13 that converts the output ofloop filter 12 to a digital value, and a digital-to-analog converter (DAC) 15 that provides a feedback signal tosummer 11. The time average of the output ofquantizer 13 represents the value of the voltage of input signal in. Aserial data circuit 14 converts the output ofquantizer 13 to a serial bit stream serdat, and amodulator 16 may modulate serial bit stream serdat generated byserial data circuit 14 for transmission through transformer T1. In the depicted exemplary embodiment, the above described circuitry is contained within a first integrated circuit IC1 which is coupled to a second integrated circuit IC2 by transformer T1. Second integrated circuit IC2 contains aserial receiver circuit 17 that receives modulated serial bitstream bpskdat, performs error checking and synchronization, and reconstructs serial bit stream serdat. Second integrated circuit IC2 may also include a power supply andclock circuit 19 that superimposes or otherwise multiplexes a waveform carrying power and/or clock information on transformer T1. First integrated circuit IC1 includes arectifier circuit 27 for obtaining power supply voltage VDD from the superimposed power waveform for operating first integrated circuit IC1 and aclock extractor circuit 28 that generates a master clock mclk foroperating quantizer 13,serial data circuit 14 andmodulator 16. The output ofserial receiver circuit 17 is provided to adigital filter 18, which produces ADC samples at output out from a much larger number of quantizer output values reconstructed byserial receiver circuit 17 from serial bit stream serdat. The serial bit stream generated byserial data circuit 14 not only transforms the output ofquantizer 13 to serial bit stream serdat, but also encodes additional information info in serial bit stream serdat. Additional information info is embedded by selecting among redundant codes, an example of which is illustrated below in Table I. -
TABLE I Code Quantizer output info bit 000 −3 — 001 −2 — 010 −1 — 011 0 0 100 0 1 101 +1 — 110 +2 — 111 +3 —
As illustrated in Table I, in the depicted embodiment, the output ofquantizer 13 has seven unique numeric values {−3, −2, −1, 0, 1, 2, 3}, but the three bits required to represent the output ofquantizer 13 in binary form are capable of representing eight values. So, a redundant pair of codes can be assigned to one particular quantizer output level, which in the example are assigned to a value of 0 at the output ofquantizer 13. Therefore, when the output ofquantizer 13 is 0, a bit of additional information info can be passed through transformer T1. - The transfer rate of additional information info is dependent on the pattern of values at the output of
quantizer 13, since additional information info can only be transmitted when the value of the output ofquantizer 13 is 0 in the illustrated encoding scheme, since 0 is the only value for which selection between multiple redundant codes can be made in order to encode the extra information. However, the transfer rate is sufficient for certain types of information, such as synchronization information and error correcting information that does not require a high transmission rate. Further, depending on the characteristics of input signal in and the response ofloop filter 12, the quantizer output value(s) chosen for assignment to redundant codes can be a more frequent value than other values. For example, in the embodiment illustrated in Table I, the zero code may be generated by more than 50% of samples, statistically, yielding an average bit rate of additional information info of at least ⅙ of the bit rate of the serial bit stream transmitted through transformer T1. - Referring now to
FIG. 2 , a delta-sigma ADC 8A in accordance with another embodiment of the invention is shown. ADC 8A ofFIG. 2 is similar toADC 8 ofFIG. 1 , so only differences between them will be described below. Amultiplexer 6 is included to select between multiple input signals in response to a selection value sel provided by acontrol circuit 20, which may be for example, a microprocessor or state machine that manages the sampling of multiple input channels. Selection value sel may determine all or part of the additional information info andmultiplexer 6 andcontrol circuit 20 may also be included in the ADC ofFIG. 1 , but for the purposes of illustration, additional information info encoded by aserial data circuit 14A will include framing information corresponding to selection value sel, as well as synchronization information indicating the location of the first bit of each serial value transmitted byserial data circuit 14A, and an absolute value abs of the output of alimiter 21 included within delta-sigma modulator 10A, which will be described in further detail below. -
Limiter 21 receives the output ofquantizer 13 and limits changes in the output codes generated byquantizer 13, so that the difference between successive quantizer values can only be an increment (+1), a decrement (−1), or no change (0). A difference circuit, formed byunit delay 22 andsubtractor 23 provides a serial bitstream diff, that encodes differences between the quantizer output values, andserial data circuit 14A encodes the output ofsubtractor 23 in a two-bit serial bitstream as depicted in Table II below. -
TABLE II Code Quantizer output info bit 00 −1 — 01 0 0 10 0 1 11 +1 —
Each time the output ofquantizer 13 does not change, an extra bit of additional information is transmitted, which encodes the state of selection signal sel, a synchronization pattern that allows for recovery of the pattern alignment, which may be inherent in the coding of the additional information, and the absolute value abs of the output oflimiter 21. Absolute value as used in the present application indicates the full value of the output oflimiter 21, which may be signed or unsigned. - Referring now to
FIG. 3 , a delta-sigma modulator 10B with a topology in accordance with an embodiment of the present invention is shown. Delta-sigma modulator 10B receives input in and provides a noise-shaped output abs. In delta-sigma modulator 10B, output abs is provided from adigital integrator 40 that integrates the output ofquantizer 13 that quantizes the output of the loop filter. Digital integrator includes a storage device, delay 44 that stores a previous value of the output ofdigital integrator 40 and anadder 42 that adds the present value ofdigital integrator 40 to the stored previous value, forming an accumulator. Output abs ofadder 42 is serialized as a serial bit stream, transmitted, received and provided to a low-pass filter, e.g. as inADC 8 ofFIG. 1 . - In order to account for the action of
digital integrator 40, a portion of the feedback signal applied to the loop filter is differentiated by a differencing circuit. In the depicted embodiment, the differencing circuit is provided by adifferentiator 39 that receives an input from aDAC 36 and applied to asummer 33C that provides the input to thefinal integrator stage 31C.DAC 36 receives the output ofstorage device 44. Another feedback path that is necessary for the converter to provide the correct DC and low-frequency output from the converter corresponding to the voltage of signal IN, is provided directly fromDAC 36. - In
FIG. 3 , a loop filter is implemented by a series of analog integrator stages 31A-31C that each receive an input signal from the previous stage.Input summers third integrator stages integrator 31C is combined by asummer 33D with feed-forward signals scaled by scalingcircuits 32A-32D, provided from input signal in and the outputs of integrator stages 31A-C, respectively. The output ofsummer 33D provides the input toquantizer 13. The resulting filter is a third-order filter with four tunable feed-forward paths.Combiners circuits 32A-D may be resistors that set the gain of the summing amplifier with respect to the output of eachintegrator 31A-31C. Alternatively, for switched-capacitor implementations, scalingcircuits 32A-32D will generally be the input charge-transfer capacitors and associated switching circuits. The depicted delta-sigma modulator is described in further detail and in alternative embodiments in U.S. Pat. No. 7,423,567, issued Sep. 19, 2008 to the Applicant, and which is incorporated herein by reference. The delta-sigma modulator techniques described in the above-referenced U.S. patent are particularly useful in the context of the present invention, as the reduced number of quantizer output levels produced by the delta-sigma modulators disclosed therein can provide for serialization of the output of the quantizer with a small number of codes required. The resulting reduction in required codes enables assignment of one or more redundant codes to provide encoding of additional information in accordance with the techniques of the present invention. - Referring now to
FIG. 4 , a timing diagram depicting signals within theADC circuit 8A ofFIG. 2 is shown. Clock signal clk illustrates the quantization (sampling) period of delta-sigma modulator 10A and serial bit stream serdat provided from the output ofserial data circuit 14 is shown, encoding output diff ofsubtractor 23 with codes as shown in Table I with most significant bit (MSB) first. Additional information info is labeled below with an “x” and has a dashed line in the corresponding waveform in intervals during which additional information info is not present, and illustrated as havingbinary values modulator 16 showing bipolar phase-shift keying modulation, but it is understood that any suitable modulation technique such as frequency modulation (FM) or modified FM (MFM) may be used. Generally, suitable modulation techniques for transfer of signals through transformers, such as transformer T1 ofFIG. 1 , are those having a zero net DC value, and unmodulated serialized outputs of quantizers in delta-sigma modulators of the present invention may also be used if the encoding is such that a net DC value is avoided in a long-term average of the serial bitstream. - Another encoding level as between the bits of additional information info, will generally be employed in order to synchronize the transmission of the additional information. For example, a marker can be generated by a succession of the same state of additional information info, such as two successive ones followed by a zero: “110”. Occurrence of the marker can provide synchronization information, and the codes between the markers can provide other information such as the absolute value abs of the quantizer output and channel framing information. For example if a sequence such as 1100011001100101101100 . . . is generated in additional information info and is interpreted as M00M0M0010M0M00, where M is a marker, if the number of bits between each marker M is limited to five (or the number of codes starting with a zero is limited to 6 between successive “11” occurrences), then 18 codes are available, which can for example, encode 17 absolute quantizer levels and one extra code for indicating that other information follows in a next code, such as a channel number.
- Table III illustrates an encoding scheme in which the coding scheme stated above is followed. The leading zero and the trailing “11” are included in the codes, so that each code includes a start bit “0” and a stop marker “11.” The unique (data-bearing) portion of each code is shown in bold. The codes shown in Table III are codes transmitted via the selection among redundant codes for the quantizer output difference information, such as codes “01” and “10” of Table II. Therefore, the Codes shown in
column 1 of Table III are not bit sequences in serial bitstream serdat, but rather occurrences of the different redundant codes that indicate “0” and “1”. Further, as described above, the rate of transmission of the bits forming the codes illustrated in Table III varies with the occurrence of the codes in the quantizer difference information for which redundant code selection is possible. Therefore, the data rate of the information transmitted via the codes of Table III varies not only with the length of the code, but with the pattern of the difference information being generated by the quantizer at any given time. However, a constant average bit rate for the bits of the codes shown in Table III can be assumed, as the statistical likelihood of the difference values assigned to redundant codes should be relatively constant under normal operating conditions of the ADC. -
TABLE III Code Data Type Value 01001011 Absolute Q value abs 0 0101011 Absolute Q value abs 1 01010011 Absolute Q value abs 2 0001011 Absolute Q value abs 3 00010011 Absolute Q value abs 4 00001011 Absolute Q value abs 5 010011 Absolute Q value abs 6 00100011 Absolute Q value abs 7 001011 Absolute Q value abs 8 01000011 Absolute Q value abs 9 010011 Absolute Q value abs 10 0100011 Absolute Q value abs 11 01011 Absolute Q value abs 12 0000011 Absolute Q value abs 13 000011 Absolute Q value abs 14 00011 Absolute Q value abs 15 0011 Absolute Q value abs 16 011 Channel zero sel —
The first seventeen codes encode the absolute value of the quantizer at the time when the start bit is transmitted. When the receiver receives the full code, the cumulative value of the quantizer differences that have been received since the start bit was received are added to the received absolute quantizer offset value abs to determine the offset of the quantizer value at the receiver. After the initial absolute quantizer offset value abs, any differences between the computed value of quantizer offset value abs from a newly received code and the current absolute offset value at the receiver is an indication that a transmission error has occurred at some time and an indication of channel quality can be generated from the number of detected errors. The last code in Table III, NULL code 011, provides framing for multiple-channel ADCs and is emitted when the next code corresponds tochannel 0. After the channel zero code, the channel values rotate from sample to sample, both in the top-level encoding of the quantizer difference output diff, and in the sub-code encoding of the absolute quantizer offset value abs via selection between the redundant difference codes. - While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and details may be made therein without departing from the spirit and scope of the invention.
Claims (29)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/551,198 US7903010B1 (en) | 2009-08-31 | 2009-08-31 | Delta-sigma analog-to-digital converter (ADC) having a serialized quantizer output |
TW099127179A TWI520503B (en) | 2009-08-31 | 2010-08-13 | Delta-sigma analog-to-digital converter (adc) having a serialized quantizer output |
CN201010273659.6A CN102013893B9 (en) | 2009-08-31 | 2010-08-31 | DELTA-SIGMA Analog-to-Digital Converter (ADC) with Serialized Quantizer Output |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/551,198 US7903010B1 (en) | 2009-08-31 | 2009-08-31 | Delta-sigma analog-to-digital converter (ADC) having a serialized quantizer output |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110050472A1 true US20110050472A1 (en) | 2011-03-03 |
US7903010B1 US7903010B1 (en) | 2011-03-08 |
Family
ID=43624042
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/551,198 Active 2029-10-01 US7903010B1 (en) | 2009-08-31 | 2009-08-31 | Delta-sigma analog-to-digital converter (ADC) having a serialized quantizer output |
Country Status (3)
Country | Link |
---|---|
US (1) | US7903010B1 (en) |
CN (1) | CN102013893B9 (en) |
TW (1) | TWI520503B (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100142641A1 (en) * | 2007-01-16 | 2010-06-10 | Andreia Cathelin | Method for processing a digital signal in a digital delta-sigma modulator, and digital delta-sigma modulator therefor |
CN105049044A (en) * | 2015-08-10 | 2015-11-11 | 西安邮电大学 | Analog-digital converter in radio-frequency signal transceiver chip |
US20170307668A1 (en) * | 2016-04-22 | 2017-10-26 | Infineon Technologies Austria Ag | Capacitance determination circuit and method for determining a capacitance |
US9923572B2 (en) * | 2015-11-18 | 2018-03-20 | Cypress Semiconductor Corporation | Delta modulator receive channel for capacitance measurement circuits |
US10020818B1 (en) | 2016-03-25 | 2018-07-10 | MY Tech, LLC | Systems and methods for fast delta sigma modulation using parallel path feedback loops |
DE102017113567B3 (en) | 2017-06-20 | 2018-08-30 | Infineon Technologies Ag | CIRCUIT ARRANGEMENT, SENSOR SYSTEM, METHOD FOR GENERATING A VOLTAGE AND METHOD FOR OPERATING A SENSOR SYSTEM |
US10367522B2 (en) | 2016-11-21 | 2019-07-30 | MY Tech, LLC | High efficiency power amplifier architectures for RF applications |
US10530372B1 (en) | 2016-03-25 | 2020-01-07 | MY Tech, LLC | Systems and methods for digital synthesis of output signals using resonators |
US11209495B2 (en) * | 2018-01-11 | 2021-12-28 | Iav Gmbh Ingenieurgesellschaft Auto Und Verkehr | Method and device for monitoring a power electronic assembly |
US11539376B2 (en) * | 2021-03-24 | 2022-12-27 | Kabushiki Kaisha Toshiba | Isolator |
US11933919B2 (en) | 2022-02-24 | 2024-03-19 | Mixed-Signal Devices Inc. | Systems and methods for synthesis of modulated RF signals |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201009818A (en) * | 2008-08-25 | 2010-03-01 | Japan Science & Tech Agency | Signal converter, parameter deciding device, parameter deciding method, program, and recording medium |
US8836553B2 (en) * | 2012-10-16 | 2014-09-16 | Broadcom Corporation | DSP reciever with high speed low BER ADC |
WO2015002864A1 (en) * | 2013-07-02 | 2015-01-08 | Enphase Energy, Inc. | Delta conversion analog to digital converter providing direct and quadrature output |
US9209842B2 (en) * | 2013-09-09 | 2015-12-08 | Texas Instruments Incorporated | Method and circuitry for transmitting data |
GB2532015B (en) * | 2014-11-04 | 2018-12-26 | Cirrus Logic Int Semiconductor Ltd | Improved analogue-to-digital convertor |
US9432049B2 (en) * | 2015-01-07 | 2016-08-30 | Asahi Kasei Microdevices Corporation | Incremental delta-sigma A/D modulator and A/D converter |
US10193565B2 (en) * | 2015-03-03 | 2019-01-29 | Sony Corporation | Compressive encoding apparatus, compressive encoding method, decoding apparatus, decoding method, and program |
WO2018085664A1 (en) * | 2016-11-03 | 2018-05-11 | University Of Washington | Recording channels for biopotential signals |
US10432214B2 (en) | 2017-12-27 | 2019-10-01 | Mediatek Inc. | Apparatus for applying different transfer functions to code segments of multi-bit output code that are sequentially determined and output by multi-bit quantizer and associated delta-sigma modulator |
US11043959B1 (en) | 2019-12-06 | 2021-06-22 | Cirrus Logic, Inc. | Current digital-to-analog converter with warming of digital-to-analog converter elements |
TWI773615B (en) * | 2021-12-24 | 2022-08-01 | 新唐科技股份有限公司 | Analog-to-digital converter circuit in microcontroller and its operation method |
Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4099122A (en) * | 1975-06-12 | 1978-07-04 | U.S. Philips Corporation | Transmission system by means of time quantization and trivalent amplitude quantization |
US4438522A (en) * | 1979-10-12 | 1984-03-20 | Polygram Gmbh | Method for encoding analog signals using PCM difference code word for forming a code word of specified length |
US4882585A (en) * | 1988-03-17 | 1989-11-21 | Beard Terry D | Method and apparatus for high resolution analog-digital-analog transformations |
US5091945A (en) * | 1989-09-28 | 1992-02-25 | At&T Bell Laboratories | Source dependent channel coding with error protection |
US5357252A (en) * | 1993-03-22 | 1994-10-18 | Motorola, Inc. | Sigma-delta modulator with improved tone rejection and method therefor |
US5471209A (en) * | 1994-03-03 | 1995-11-28 | Echelon Corporation | Sigma-delta converter having a digital logic gate core |
US5959562A (en) * | 1997-09-03 | 1999-09-28 | Analog Devices, Inc. | Sigma-delta modulator and method for operating such modulator |
US5977899A (en) * | 1997-09-25 | 1999-11-02 | Analog Devices, Inc. | Digital-to-analog converter using noise-shaped segmentation |
US5982316A (en) * | 1996-10-25 | 1999-11-09 | Hyundai Electronics Industries Co., Ltd. | Delta-sigma modulator for an analogue-to-digital converter with only one feedback coefficient |
US6201835B1 (en) * | 1999-03-05 | 2001-03-13 | Burr-Brown Corporation | Frequency-shaped pseudo-random chopper stabilization circuit and method for delta-sigma modulator |
US20010044713A1 (en) * | 1989-06-02 | 2001-11-22 | Lokhoff Gerardus C.P. | Digital sub-band transmission system with transmission of an additional signal |
US20020021238A1 (en) * | 2000-08-18 | 2002-02-21 | Masao Noro | Delta-sigma modulatator for power amplification of audio signals |
US6473019B1 (en) * | 2001-06-21 | 2002-10-29 | Nokia Corporation | Low capacitance, low kickback noise input stage of a multi-level quantizer with dithering and multi-threshold generation for a multi-bit sigma-delta modulator |
US6546515B1 (en) * | 1999-06-18 | 2003-04-08 | Alcatel | Method of encoding a signal |
US6608581B1 (en) * | 2000-06-20 | 2003-08-19 | Hypres, Inc. | Superconductor modulator with very high sampling rate for analog to digital converters |
US6670902B1 (en) * | 2002-06-04 | 2003-12-30 | Cirrus Logic, Inc. | Delta-sigma modulators with improved noise performance |
US6674381B1 (en) * | 2003-02-28 | 2004-01-06 | Texas Instruments Incorporated | Methods and apparatus for tone reduction in sigma delta modulators |
US20040032355A1 (en) * | 2002-08-15 | 2004-02-19 | Cirrus Logic, Inc. | Method and system of integrating a mismatch noise shaper into the main loop of a delta-sigma modulator |
US20040036634A1 (en) * | 2002-05-28 | 2004-02-26 | Philippe Level | Digital to digital sigma-delta modulator and digital frequency synthesizer incorporating the same |
US6744392B2 (en) * | 2002-08-02 | 2004-06-01 | Cirrus Logic, Inc. | Noise shapers with shared and independent filters and multiple quantizers and data converters and methods using the same |
US6819723B1 (en) * | 1999-06-07 | 2004-11-16 | National Science Council Of Republic Of China | Digital FM demodulator with reduced quantization noise |
US20050012649A1 (en) * | 2003-05-21 | 2005-01-20 | Adams Robert W. | Sigma-delta modulator with reduced switching rate for use in class-D amplification |
US6956514B1 (en) * | 2002-06-04 | 2005-10-18 | Cirrus Logic, Inc. | Delta-sigma modulators with improved noise performance |
US7298395B2 (en) * | 2003-01-14 | 2007-11-20 | Denso Corporation | Angular position sensor working to measure high linearity magnetic flux density |
US7423567B2 (en) * | 2006-09-12 | 2008-09-09 | Cirrus Logic, Inc. | Analog-to-digital converter (ADC) having a reduced number of quantizer output levels |
US20100046641A1 (en) * | 2006-04-06 | 2010-02-25 | Adc Telecommunications, Inc. | System and method for enhancing the performance of wideband digital rf transport systems |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4901077A (en) * | 1988-04-18 | 1990-02-13 | Thomson Consumer Electronics, Inc. | Sigma-delta modulator for D-to-A converter |
CN1784832A (en) * | 2003-05-08 | 2006-06-07 | 皇家飞利浦电子股份有限公司 | Apparatus and method for recursive bit-stream conversion |
US7142142B2 (en) | 2004-02-25 | 2006-11-28 | Nelicor Puritan Bennett, Inc. | Multi-bit ADC with sigma-delta modulation |
US7796076B2 (en) * | 2008-02-26 | 2010-09-14 | Cirrus Logic, Inc. | Transformer-isolated analog-to-digital converter (ADC) feedback apparatus and method |
CN101345528A (en) * | 2008-08-08 | 2009-01-14 | 苏州纳米技术与纳米仿生研究所 | A/D conversion method and its modulator |
-
2009
- 2009-08-31 US US12/551,198 patent/US7903010B1/en active Active
-
2010
- 2010-08-13 TW TW099127179A patent/TWI520503B/en active
- 2010-08-31 CN CN201010273659.6A patent/CN102013893B9/en active Active
Patent Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4099122A (en) * | 1975-06-12 | 1978-07-04 | U.S. Philips Corporation | Transmission system by means of time quantization and trivalent amplitude quantization |
US4438522A (en) * | 1979-10-12 | 1984-03-20 | Polygram Gmbh | Method for encoding analog signals using PCM difference code word for forming a code word of specified length |
US4882585A (en) * | 1988-03-17 | 1989-11-21 | Beard Terry D | Method and apparatus for high resolution analog-digital-analog transformations |
US20010044713A1 (en) * | 1989-06-02 | 2001-11-22 | Lokhoff Gerardus C.P. | Digital sub-band transmission system with transmission of an additional signal |
US5091945A (en) * | 1989-09-28 | 1992-02-25 | At&T Bell Laboratories | Source dependent channel coding with error protection |
US5357252A (en) * | 1993-03-22 | 1994-10-18 | Motorola, Inc. | Sigma-delta modulator with improved tone rejection and method therefor |
US5471209A (en) * | 1994-03-03 | 1995-11-28 | Echelon Corporation | Sigma-delta converter having a digital logic gate core |
US5982316A (en) * | 1996-10-25 | 1999-11-09 | Hyundai Electronics Industries Co., Ltd. | Delta-sigma modulator for an analogue-to-digital converter with only one feedback coefficient |
US5959562A (en) * | 1997-09-03 | 1999-09-28 | Analog Devices, Inc. | Sigma-delta modulator and method for operating such modulator |
US5977899A (en) * | 1997-09-25 | 1999-11-02 | Analog Devices, Inc. | Digital-to-analog converter using noise-shaped segmentation |
US6201835B1 (en) * | 1999-03-05 | 2001-03-13 | Burr-Brown Corporation | Frequency-shaped pseudo-random chopper stabilization circuit and method for delta-sigma modulator |
US6819723B1 (en) * | 1999-06-07 | 2004-11-16 | National Science Council Of Republic Of China | Digital FM demodulator with reduced quantization noise |
US6546515B1 (en) * | 1999-06-18 | 2003-04-08 | Alcatel | Method of encoding a signal |
US6608581B1 (en) * | 2000-06-20 | 2003-08-19 | Hypres, Inc. | Superconductor modulator with very high sampling rate for analog to digital converters |
US20020021238A1 (en) * | 2000-08-18 | 2002-02-21 | Masao Noro | Delta-sigma modulatator for power amplification of audio signals |
US6473019B1 (en) * | 2001-06-21 | 2002-10-29 | Nokia Corporation | Low capacitance, low kickback noise input stage of a multi-level quantizer with dithering and multi-threshold generation for a multi-bit sigma-delta modulator |
US20040036634A1 (en) * | 2002-05-28 | 2004-02-26 | Philippe Level | Digital to digital sigma-delta modulator and digital frequency synthesizer incorporating the same |
US6670902B1 (en) * | 2002-06-04 | 2003-12-30 | Cirrus Logic, Inc. | Delta-sigma modulators with improved noise performance |
US6873276B2 (en) * | 2002-06-04 | 2005-03-29 | Cirrus Logic, Inc. | Delta-sigma modulators with improved noise performance |
US6956514B1 (en) * | 2002-06-04 | 2005-10-18 | Cirrus Logic, Inc. | Delta-sigma modulators with improved noise performance |
US6744392B2 (en) * | 2002-08-02 | 2004-06-01 | Cirrus Logic, Inc. | Noise shapers with shared and independent filters and multiple quantizers and data converters and methods using the same |
US20040032355A1 (en) * | 2002-08-15 | 2004-02-19 | Cirrus Logic, Inc. | Method and system of integrating a mismatch noise shaper into the main loop of a delta-sigma modulator |
US7298395B2 (en) * | 2003-01-14 | 2007-11-20 | Denso Corporation | Angular position sensor working to measure high linearity magnetic flux density |
US6674381B1 (en) * | 2003-02-28 | 2004-01-06 | Texas Instruments Incorporated | Methods and apparatus for tone reduction in sigma delta modulators |
US20050012649A1 (en) * | 2003-05-21 | 2005-01-20 | Adams Robert W. | Sigma-delta modulator with reduced switching rate for use in class-D amplification |
US20100046641A1 (en) * | 2006-04-06 | 2010-02-25 | Adc Telecommunications, Inc. | System and method for enhancing the performance of wideband digital rf transport systems |
US7423567B2 (en) * | 2006-09-12 | 2008-09-09 | Cirrus Logic, Inc. | Analog-to-digital converter (ADC) having a reduced number of quantizer output levels |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100142641A1 (en) * | 2007-01-16 | 2010-06-10 | Andreia Cathelin | Method for processing a digital signal in a digital delta-sigma modulator, and digital delta-sigma modulator therefor |
US8594226B2 (en) * | 2007-01-16 | 2013-11-26 | Stmicroelectronics Sa | Method for processing a digital signal in a digital delta-sigma modulator, and digital delta-sigma modulator therefor |
CN105049044A (en) * | 2015-08-10 | 2015-11-11 | 西安邮电大学 | Analog-digital converter in radio-frequency signal transceiver chip |
US9923572B2 (en) * | 2015-11-18 | 2018-03-20 | Cypress Semiconductor Corporation | Delta modulator receive channel for capacitance measurement circuits |
US11258448B2 (en) | 2016-03-25 | 2022-02-22 | Mixed-Signal Devices Inc. | Systems and methods for digital synthesis of output signals using resonators |
US10020818B1 (en) | 2016-03-25 | 2018-07-10 | MY Tech, LLC | Systems and methods for fast delta sigma modulation using parallel path feedback loops |
US10812087B2 (en) | 2016-03-25 | 2020-10-20 | Mixed-Signal Devices Inc. | Systems and methods for digital synthesis of output signals using resonators |
US10530372B1 (en) | 2016-03-25 | 2020-01-07 | MY Tech, LLC | Systems and methods for digital synthesis of output signals using resonators |
US10401409B2 (en) * | 2016-04-22 | 2019-09-03 | Infineon Technologies Austria Ag | Capacitance determination circuit and method for determining a capacitance |
US20170307668A1 (en) * | 2016-04-22 | 2017-10-26 | Infineon Technologies Austria Ag | Capacitance determination circuit and method for determining a capacitance |
US10367522B2 (en) | 2016-11-21 | 2019-07-30 | MY Tech, LLC | High efficiency power amplifier architectures for RF applications |
DE102017113567B3 (en) | 2017-06-20 | 2018-08-30 | Infineon Technologies Ag | CIRCUIT ARRANGEMENT, SENSOR SYSTEM, METHOD FOR GENERATING A VOLTAGE AND METHOD FOR OPERATING A SENSOR SYSTEM |
US10816642B2 (en) | 2017-06-20 | 2020-10-27 | Infineon Technologies Ag | Circuitry, sensor system, method of generating a voltage, and method of operating a sensor system |
US11209495B2 (en) * | 2018-01-11 | 2021-12-28 | Iav Gmbh Ingenieurgesellschaft Auto Und Verkehr | Method and device for monitoring a power electronic assembly |
US11539376B2 (en) * | 2021-03-24 | 2022-12-27 | Kabushiki Kaisha Toshiba | Isolator |
US11855659B2 (en) | 2021-03-24 | 2023-12-26 | Kabushiki Kaisha Toshiba | Isolator |
US11933919B2 (en) | 2022-02-24 | 2024-03-19 | Mixed-Signal Devices Inc. | Systems and methods for synthesis of modulated RF signals |
Also Published As
Publication number | Publication date |
---|---|
CN102013893A (en) | 2011-04-13 |
US7903010B1 (en) | 2011-03-08 |
TWI520503B (en) | 2016-02-01 |
CN102013893B (en) | 2016-06-08 |
TW201114195A (en) | 2011-04-16 |
CN102013893B9 (en) | 2016-09-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7903010B1 (en) | Delta-sigma analog-to-digital converter (ADC) having a serialized quantizer output | |
KR101651140B1 (en) | Method and apparatus for dithering in multi-bit sigma-delta analog-to-digital converters | |
US7538705B2 (en) | Offset cancellation and reduced source induced 1/f noise of voltage reference by using bit stream from over-sampling analog-to-digital converter | |
KR101695240B1 (en) | Multi-level feed-back digiral-to-analog converter using a chopper voltage reference for a switched capacitor sigma-delta analog-to-digital converter | |
KR101565967B1 (en) | - - Apparatus and method for sigma-delta analog to digital converting | |
US7221303B1 (en) | Delta sigma modulator analog-to-digital converters with multiple threshold comparisons during a delta sigma modulator output cycle | |
US20160056829A1 (en) | Isolator system supporting multiple adcs via a single isolator channel | |
US9762259B1 (en) | Sigma-delta analog-to-digital converter with auto tunable loop filter | |
EP2974032B1 (en) | 4n+1 level capacitive dac using n capacitors | |
EP0734125A1 (en) | Delta sigma analog-to-digital converter | |
CN212969607U (en) | Sigma-delta analog-to-digital converter circuit | |
CN107113005B (en) | Efficient dithering techniques for sigma-delta analog-to-digital converters | |
JP3704358B2 (en) | Transmit and receive digital information signals | |
TWI426713B (en) | Range compression in oversampling analog-to-digital converters using differential input signals | |
JPS60245316A (en) | Synchronous near momentary encoder | |
EP0190694B1 (en) | Oversampling converter | |
EP1738468B1 (en) | Method of reducing inter-symbol interference, a sigma-delta converter for performing this method and a storage medium conveying information generated by this method | |
US11121718B1 (en) | Multi-stage sigma-delta analog-to-digital converter with dither | |
CN215420238U (en) | Digital-to-analog modulation conversion circuit and digital-to-analog modulation converter | |
EP1472790A2 (en) | Circuit with a digital to analog converter | |
Kinyua et al. | High resolution multi-bit sigma-delta modulator architecture | |
Magrath et al. | Encoding hidden data channels in sigma-delta bitstreams | |
Wooley | High-performance analog-to-digital converters |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CIRRUS LOGIC, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MELANSON, JOHN L;REEL/FRAME:023172/0862 Effective date: 20090828 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |