Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20100267204 A1
Publication typeApplication
Application numberUS 12/826,510
Publication date21 Oct 2010
Filing date29 Jun 2010
Priority date8 May 2007
Also published asUS7772698, US20080277785
Publication number12826510, 826510, US 2010/0267204 A1, US 2010/267204 A1, US 20100267204 A1, US 20100267204A1, US 2010267204 A1, US 2010267204A1, US-A1-20100267204, US-A1-2010267204, US2010/0267204A1, US2010/267204A1, US20100267204 A1, US20100267204A1, US2010267204 A1, US2010267204A1
InventorsLu-Chen Hwan, Yu-Lin Ma, P.C. Chen
Original AssigneeMutual-Pak Technology Co., Ltd.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Package structure for integrated circuit device and method of the same
US 20100267204 A1
Abstract
A package structure for packaging at least one of a plurality of intergraded circuit devices of a wafer is provided. The package structure includes an extension metal pad, a first conductive bump and an insulator layer. The extension metal pad electrically contacts the at least one of the plurality of intergraded circuit devices. The first conductive bump is located on the extension metal pad. The insulator layer is located over the at least one of the plurality of intergraded circuit devices and on a sidewall of it.
Images(9)
Previous page
Next page
Claims(10)
1. A method of forming a package structure for packaging at least one of a plurality of intergraded circuit devices of a wafer, the method comprising:
forming at least one groove in the wafer;
forming an extension metal pad electrically contacting the at least one of the plurality of intergraded circuit devices;
forming a first conductive bump on the extension metal pad;
forming an insulator layer over the plurality of intergraded circuit devices and in the at least one groove; and
cutting the wafer at the at least one groove to obtain a plurality of packaged chips;
wherein the insulator layer covers a sidewall of the at least one of the plurality of intergraded circuit devices.
2. The method of claim 1, further comprising:
assembling at least one of the plurality of packaged chips to a substrate having an interconnect structure.
3. The method of claim 1, further comprising:
forming a second conductive bump on the first conductive bump; and
forming a surface metal layer on the second conductive bump.
4. The method of claim 1, further comprising:
forming a metal wall on the first conductive bump.
5. The method of claim 1, further comprising:
forming a metal pad between the at least one of the plurality of integrated circuit devices and the extension metal pad, so that the extension metal pad electrically contacts the at least one of the plurality of the integrated circuit devices;
wherein an area of the extension metal pad is bigger than an area of the metal pad.
6. The method of claim 5, further comprising:
forming a passivation layer between the at least one of the plurality of integrated circuit devices and the extension metal pad.
7. The method of claim 3, wherein at least one of the step of forming the first conductive bump on the extension metal pad and the step of forming the second conductive bump on the first conductive bump comprises forming a conductive bump having a plurality of metal particles and a polymer compound.
8. The method of claim 1, wherein the step of forming the insulator layer over the plurality of intergraded circuit devices and in the at least one groove comprises printing an insulator layer over the plurality of intergraded circuit devices and in the at least one groove.
9. The method of claim 8, wherein a volume ratio of the plurality metal particles to the polymer compound is greater than 85:15.
10. The method of claim 1, wherein the step of forming the insulator layer over the plurality of intergraded circuit devices and in the at least one groove comprises:
covering the first conductive bump by the insulator layer; and
removing a portion of the insulator layer to expose the first conductive bump.
Description
    CROSS REFERENCE TO RELATED APPLICATIONS
  • [0001]
    This application is a divisional of U.S. patent application Ser. No. 12/116,152 entitled “PACKAGE STRUCTURE FOR INTEGRATED CIRCUIT DEVICE” filed on May 6, 2008, which application claims the right of priority based on Taiwan Patent Application No. 96116302 entitled “Package Structure for Integrated Circuit Device and Method of the Same,” filed on May 8, 2007, which are incorporated herein by reference and assigned to the assignee herein.
  • FIELD OF THE INVENTION
  • [0002]
    This invention relates to a package structure for intergraded circuit devices and a method of the same, and more particularly, relates to a wafer level package structure for intergraded circuit devices and a method of the same.
  • BACKGROUND OF THE INVENTION
  • [0003]
    In a conventional wafer level package process, package materials are only applied on the top of the wafer. After the packaging step, the wafer is cut into multiple chips and therefore the sidewall of each chip is exposed without being protected by the package materials.
  • [0004]
    Accordingly, it is desired to provide a package structure for intergraded circuit device and a method of forming the same, in which the sidewall of the integrated circuit device is protected.
  • SUMMARY OF THE INVENTION
  • [0005]
    In light of the foregoing, it is one object of the present invention to provide package structures for integrated circuit devices and a method of the same in which the sidewalls of the integrated circuit devices is protected.
  • [0006]
    One aspect of the present invention is to provide a package structure. The package structure includes a wafer having a plurality of intergraded circuit devices, at least one groove, an extension metal pad, a first conductive bump, and an insulator layer. The at least one groove is in the wafer for cutting the wafer. The extension metal pad electrically contacts at least one of the plurality of intergraded circuit devices. The first conductive bump is on the extension metal pad. The insulator layer is over the at least one of the plurality of intergraded circuit devices and in the at least one groove. The insulator layer covers a sidewall of the at least one of the plurality of intergraded circuit devices.
  • [0007]
    Materials for the extension metal pad may be titanium (Ti), an alloy of titanium and tungsten (TiW), chromium (Cr), copper (Cu), or combinations thereof. Materials for the insulator layer pad may be epoxy, polyimide, benzocycle butane, a liquid crystal polymer, or combinations thereof. The insulator layer may be formed by a printing process.
  • [0008]
    The package structure may further include a second conductive bump on the first conductive bump, and a surface metal layer on the second conductive bump. At least one of the first conductive bump and the second conductive bump may include a plurality of metal particles and a polymer compound, or pure metal. The plurality of metal particles may be made of copper, nickel, silver, gold, or combinations thereof. A size of each metal particle may be in a range of 1 to 10 micrometers (μm). Polymer compound can be epoxy, a liquid crystal polymer, or combinations thereof. A volume ratio of the plurality metal particles to the polymer compound is greater than 85:15. The first conductive bump and the second conductive bump may be formed by a printing process. Materials for the surface metal layer may be nickel, gold, or combinations thereof.
  • [0009]
    The package structure further includes a metal wall on the first conductive bump. Materials for the metal wall may include nickel, copper, gold, or combinations thereof.
  • [0010]
    The package structure may further include a metal pad between the at least one of the plurality of integrated circuit devices and the extension metal pad. The metal pad can electrically connects the extension metal pad and the at least one of the plurality of the integrated circuit devices. An area of the extension metal pad is bigger than an area of the metal pad. The package structure may further include a passivation layer between the at least one of the plurality of integrated circuit devices and the extension metal pad. A material of the metal pad may be aluminum (Al). The passivation layer may be made of silicon oxynitride (SiNO).
  • [0011]
    Another aspect of the present invention is to provide a package structure for packaging at least one of a plurality of intergraded circuit devices of a wafer. The package structure includes an extension metal pad, a first conductive bump, and an insulator layer. The extension metal pad electrically contacts the at least one of the plurality of intergraded circuit devices. The first conductive bump is on the extension metal pad. The insulator layer is over the at least one of the plurality of intergraded circuit devices and on a sidewall of the at least one of the plurality of intergraded circuit devices.
  • [0012]
    A material of the extension metal pad may include titanium, an alloy of titanium and tungsten, chromium, copper, or combinations thereof. Materials for the insulator layer may include epoxy, polyimide, benzocycle butane, a liquid crystal polymer, or combinations thereof. The insulator layer may be formed by a printing process.
  • [0013]
    The package structure may further include a second conductive bump on the first extension metal pad, and a surface metal layer on the second conductive bump. At least one of the first conductive bump and the second conductive bump may include a plurality of metal particles and a polymer compound. The plurality of metal particles may be made of copper, nickel, silver, gold, or combinations thereof. A size of each metal particle may be in a range of 1 to 10 micrometers. Polymer compound can be epoxy, a liquid crystal polymer, or combinations thereof. A volume ratio of the plurality metal particles to the polymer compound is greater than 85:15. The first conductive bump and the second conductive bump may be formed by a printing process. A material of the surface metal layer may include nickel, gold, or combinations thereof.
  • [0014]
    The package structure may further include a metal wall on the first conductive bump. Materials for the metal wall may include nickel, copper, gold, or combinations thereof.
  • [0015]
    The package structure may further include a metal pad between the at least one of the plurality of integrated circuit devices and the extension metal pad. The metal pad can electrically connects the extension metal pad and the at least one of the plurality of the integrated circuit devices. Furthermore, an area of the extension metal pad is bigger than an area of the metal pad. The package structure may further include a passivation layer between the at least one of the plurality of integrated circuit devices and the extension metal pad. A material of the metal pad may include aluminum (Al). The passivation layer may be made of silicon oxynitride (SiNO).
  • [0016]
    Another aspect of the present invention is to provide a method of forming a package structure for packaging at least one of a plurality of intergraded circuit devices of a wafer. The method includes forming at least one groove in the wafer; forming an extension metal pad electrically contacting the at least one of the plurality of intergraded circuit devices; forming a first conductive bump on the extension metal pad; and forming an insulator layer over the plurality of intergraded circuit devices and in the at least one groove. Subsequently, the wafer is cut at the at least one groove to obtain a plurality of packaged chips, wherein the insulator layer covers a sidewall of the at least one of the plurality of intergraded circuit devices.
  • [0017]
    The foregoing method of forming the package structure may further include assembling at least one of the plurality of packaged chips to a substrate having an interconnect structure. Materials for the interconnect structure may include a solder, a silver paste, or combinations thereof. The substrate may be a flexible printed circuit (FPC), a printed circuit board (PCB), or a ceramics. The step of assembling may include bonding the at least one of plurality of packaged chips on the interconnect structure by a surface mounting technique (SMT).
  • [0018]
    Materials for the extension metal pad may be titanium, an alloy of titanium and tungsten, chromium, copper, or combinations thereof. Materials for the insulator layer may include epoxy, polyimide, benzocycle butane, a liquid crystal polymer, or combinations thereof. The step of forming the insulator layer over the plurality of intergraded circuit devices and in the at least one groove may include printing an insulator layer over the plurality of intergraded circuit devices and in the at least one groove.
  • [0019]
    Alternatively, the foregoing method of forming the package structure may further include forming a second conductive bump on the first conductive bump, and forming a surface metal layer on the second conductive bump. At least one of the step of forming the first conductive bump on the extension metal pad and the step of forming the second conductive bump on the first conductive bump may include forming a conductive bump having a plurality of metal particles and a polymer compound. The plurality of metal particles may be copper, nickel, silver, gold, or combinations thereof. A size of each metal particle may be in a range of 1 to 10 micrometers. The polymer compound may be made of epoxy, a liquid crystal polymer, or combinations thereof. A volume ratio of the plurality metal particles to the polymer compound may be greater than 85:15. The step of forming the first conductive bump on the extension metal pad and the step of forming the second conductive bump on the first conductive bump may include printing the first conductive bump on the extension metal pad and printing the second conductive bump on the first conductive bump, respectively. Materials for the surface metal layer may be nickel, gold, or combinations thereof.
  • [0020]
    The foregoing method of forming the package structure may further include forming a metal wall on the first conductive bump. Materials for the metal wall may include nickel, copper, gold, or combinations thereof.
  • [0021]
    The foregoing method of forming the package structure may further include forming a metal pad between the at least one of the plurality of integrated circuit devices and the extension metal pad. The metal pad can electrically connects the extension metal pad and the at least one of the plurality of the integrated circuit devices. Moreover, an area of the extension metal pad is bigger than an area of the metal pad. Additionally, the foregoing method of forming the package structure may further include forming a passivation layer between the at least one of the plurality of integrated circuit devices and the extension metal pad. A material of the metal pad may be aluminum (Al). Materials for the passivation layer may be silicon oxynitride (SiNO).
  • [0022]
    The objects and the features of the present invention may best be understood by reference to the detailed description with the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0023]
    FIG. 1A to FIG. 1H are cross-sectional views illustrating a method of forming a package structure in accordance with an embodiment of the present invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0024]
    FIG. 1A to FIG. 1H are cross-sectional views illustrating a method of forming a package structure 100 in accordance with an embodiment of the present invention, and the package structure 100 formed by the method. The package structure 100 is for packaging at least one of a plurality of intergraded circuit devices of a wafer.
  • [0025]
    First, referring to FIG. 1A, the wafer 102 has a plurality of the integrated circuit devices 104, a metal pad 108 and a passivation layer 110. The metal pad 108 and the passivation layer 110 are formed on the plurality of the integrated circuit devices 104. The present invention is described below by one integrated device 104, but not limited thereto. In the embodiment, the method includes forming at least one groove 106 in the wafer 102. In this embodiment, the groove 106, namely a scribe line, is used to divide the wafer into multiple chips.
  • [0026]
    Subsequently, referring to FIG. 1B, an extension metal pad 112 is formed to electrically contact the integrated circuit device 104. In this embodiment, the extension metal pad 112 is connected to the integrated circuit device 104 via the metal pad 108, and an area of the extension metal pad 112 is bigger than that of the metal pad 108. The extension metal pad 112 may be made of titanium, an alloy of titanium and tungsten, chromium, copper, or combinations thereof, or any material which can electrically contact the integrated circuit devices 104. The metal pad 108 may be made of aluminum, or any material which can electrically connect the extension metal pad 112 to the integrated circuit device 104. The passivation layer 110 is made of silicon oxynitride (SiNO), or any materials for protecting the integrated circuit device 104.
  • [0027]
    In FIG. 1C, a first conductive bump 114 is formed on the extension metal pad 112. The first conductive bump 114 may optionally include a plurality of metal particles and a polymer compound, or pure metal. The plurality of metal particles may be made of copper, nickel, silver, gold, or combinations thereof, but not limited thereto. A size of each metal particle may be in a range of 1 to 10 micrometers. The polymer compound may be made of epoxy, a liquid crystal polymer, or combinations thereof, but not limited thereto. A volume ratio of the plurality metal particles to the polymer compound is greater than 85:15. The step of forming the first conductive bump 114 on the extension metal pad 112 may be formed by a printing process.
  • [0028]
    In an embodiment, the method may also include optionally forming a metal wall 116 on the first conductive bump 114. The metal wall 116 can enhance the conductivity of the first conductive bump 114. Materials for the metal wall 116 may include nickel, copper, gold, or combinations thereof.
  • [0029]
    Then, referring to FIG. 1D, an insulator layer 118 is formed over the intergraded circuit device 104 and in the groove 106. In this embodiment, the insulator layer 118 may also be formed over the sidewall of the first conductive bump 114 optionally covered with metal wall 116 and the extension metal pad 112. Because the groove 106 is adjacent to the intergraded circuit device 104, the insulator layer 118 filled in the groove will 106 will cover the sidewall of the intergraded circuit device 104 after the wafer is divided to multiple chips, such that the integrated circuit device 104 is entirely protected. The insulator layer 118 may be made of epoxy, polyimide, benzocycle butane, a liquid crystal polymer, or combinations thereof, or any material for protecting the integrated circuit device 104. The insulator layer 118 may be formed by a printing process.
  • [0030]
    Referring to FIG. 1E, in the embodiment, the method may include removing a portion of the insulator layer 118 to expose the first conductive bump 114. Referring to FIG. 1F, subsequently, a second conductive bump 120 is formed on the first conductive bump 114, and a surface metal layer 122 is optionally formed on the second conductive layer 120, so that an exemplary packaged structure 100 is obtained. The second conductive bump 120 may optionally include a plurality of metal particles and a polymer compound. The plurality of metal particles can be made of copper, nickel, silver, gold, or combinations thereof. A size of each metal particle may be in a range of 1 to 10 micrometers (μm). Polymer compound can be epoxy, a liquid crystal polymer, or combinations thereof. A volume ratio of the plurality metal particles to the polymer compound is greater than 85:15. The step of forming the second conductive bump 120 on the first conductive bump 114 may be conducted by a printing process. The surface metal layer 122 may be made of nickel, gold, or combinations thereof, or any material which can facilitate the connections of the package structure 100 with other devices.
  • [0031]
    Referring to FIG. 1G, after the package structure 100 is formed, at least one portion of the wafer 102 can be removed. Then, the wafer 102 is cut at the groove 106 to obtain a plurality of packaged chips. For example, the plurality of the packaged chips are separated along the dotted line L. Thus, the insulator layer 108 filled in the groove 106 covers the sidewall of the integrated circuit devices 104, such that the integrated circuit device 104 is more entirely protected.
  • [0032]
    Subsequently, referring to FIG. 1H, the packaged chip may assemble to a substrate 224. The substrate 224 is formed with an interconnect structure 226 and a conductive wire 228. Note that the sidewall of the integrated circuit device 104 is covered by the insulator layer 118, such that the integrated circuit device 114 is more entirely protected. Materials for the interconnect structure 226 may be a solder, a silver paste, or combinations thereof, or any material, which can optionally cover the second conductive bump 120 and the surface metal layer 122 as well as connecting with the substrate 224. The substrate 24 may be a flexible printed circuit (FPC), a printed circuit board (PCB), or a ceramics substrate. Moreover, the assembling step is conducted by bonding the packaged chips with the interconnect structure 226 using a surface mounting technique (SMT).
  • [0033]
    Although specific embodiments have been illustrated and described, it will be obvious to those skilled in the art that various modifications may be made without departing from what is intended to be limited solely by the appended claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5034345 *1 Aug 199023 Jul 1991Fuji Electric Co., Ltd.Method of fabricating a bump electrode for an integrated circuit device
US6107164 *3 Nov 199822 Aug 2000Oki Electric Industry Co., Ltd.Using grooves as alignment marks when dicing an encapsulated semiconductor wafer
US6153448 *20 Aug 199928 Nov 2000Kabushiki Kaisha ToshibaSemiconductor device manufacturing method
US6316952 *12 May 199913 Nov 2001Micron Technology, Inc.Flexible conductive structures and method
US6379999 *15 Mar 200030 Apr 2002Oki Electric Industry Co., Ltd.Semiconductor device and method of manufacturing the same
US6534387 *6 Oct 200018 Mar 2003Sanyo Electric Co., Ltd.Semiconductor device and method of manufacturing the same
US6590257 *26 Jun 20018 Jul 2003Oki Electric Industry Co., Ltd.Semiconductor device and method for manufacturing the same, semiconductor wafer and semiconductor device manufactured thereby
US6593658 *19 Nov 200115 Jul 2003Siliconware Precision Industries, Co., Ltd.Chip package capable of reducing moisture penetration
US6607970 *1 Nov 200019 Aug 2003Casio Computer Co., Ltd.Semiconductor device and method of manufacturing the same
US6649445 *11 Sep 200218 Nov 2003Motorola, Inc.Wafer coating and singulation method
US6717245 *2 Jun 20006 Apr 2004Micron Technology, Inc.Chip scale packages performed by wafer level processing
US6818475 *13 Aug 200316 Nov 2004Wen-Kun YangWafer level package and the process of the same
US6844957 *29 Nov 200118 Jan 2005International Business Machines CorporationThree level stacked reflective display
US6908784 *6 Mar 200221 Jun 2005Micron Technology, Inc.Method for fabricating encapsulated semiconductor components
US7183191 *15 Feb 200527 Feb 2007Micron Technology, Inc.Method for fabricating a chip scale package using wafer level processing
US7221059 *7 Feb 200522 May 2007Micron Technology, Inc.Wafer level semiconductor component having thinned, encapsulated dice and polymer dam
US7382060 *7 Feb 20053 Jun 2008Micron Technology, Inc.Semiconductor component having thinned die, polymer layers, contacts on opposing sides, and conductive vias connecting the contacts
US7417325 *20 Jan 200626 Aug 2008Micron Technology, Inc.Semiconductor component having thinned die with conductive vias configured as conductive pin terminal contacts
US7432604 *15 Aug 20057 Oct 2008Micron Technology, Inc.Semiconductor component and system having thinned, encapsulated dice
US7442878 *5 Oct 200628 Oct 2008International Business Machines CorporationLow stress conductive polymer bump
US7473582 *9 Mar 20066 Jan 2009Micron Technology, Inc.Method for fabricating semiconductor component with thinned substrate having pin contacts
US7482702 *27 Mar 200627 Jan 2009Micron Technology, Inc.Semiconductor component sealed on five sides by polymer sealing layer
US7586185 *24 Aug 20058 Sep 2009Fujitsu Microelectronics LimitedSemiconductor device having a functional surface
US7626269 *6 Jul 20061 Dec 2009Micron Technology, Inc.Semiconductor constructions and assemblies, and electronic systems
US7713861 *18 Jan 200811 May 2010Wan-Ling YuMethod of forming metallic bump and seal for semiconductor device
US7727875 *21 Jun 20071 Jun 2010Stats Chippac, Ltd.Grooving bumped wafer pre-underfill system
US7772698 *6 May 200810 Aug 2010Mutual-Pak Technology Co., Ltd.Package structure for integrated circuit device
US7838424 *3 Jul 200723 Nov 2010Taiwan Semiconductor Manufacturing Company, Ltd.Enhanced reliability of wafer-level chip-scale packaging (WLCSP) die separation using dry etching
US7888238 *9 Dec 200815 Feb 2011Casio Computer Co., Ltd.Method of manufacturing semiconductor device having semiconductor formation regions of different planar sizes
US7935568 *31 Oct 20063 May 2011Tessera Technologies Ireland LimitedWafer-level fabrication of lidded chips with electrodeposited dielectric coating
US8105856 *28 Jun 200431 Jan 2012Semiconductor Components Industries, LlcMethod of manufacturing semiconductor device with wiring on side surface thereof
US8129259 *21 Jun 20106 Mar 2012Shinko Electric Industries Co., Ltd.Manufacturing method of preparing a substrate with forming and removing the check patterns in scribing regions before dicing to form semiconductor device
US20040155352 *9 Feb 200412 Aug 2004Intel CorporationDirect build-up layer on an encapsulated die package having a moisture barrier structure
US20040169286 *10 Mar 20042 Sep 2004Kazutaka ShibataSemiconductor device and method for manufacturing the same
US20050077619 *8 Oct 200314 Apr 2005Shriram RamanathanMicroelectronic assembly having thermoelectric elements to cool a die and a method of making the same
US20050156297 *21 Jan 200521 Jul 2005Farnworth Warren M.Semiconductor package including flex circuit, interconnects and dense array external contacts
US20050242426 *19 Apr 20053 Nov 2005Samsung Electronics Co., Ltd.Semiconductor package having a first conductive bump and a second conductive bump and methods for manufacturing the same
US20060079025 *12 Oct 200413 Apr 2006Agency For Science, Technology And ResearchPolymer encapsulated dicing lane (PEDL) technology for Cu/low/ultra-low k devices
US20060275949 *31 Jul 20067 Dec 2006Farnworth Warren MSemiconductor components and methods of fabrication with circuit side contacts, conductive vias and backside conductors
US20070246819 *24 Apr 200625 Oct 2007Micron Technology, Inc.Semiconductor components and systems having encapsulated through wire interconnects (TWI) and wafer level methods of fabrication
US20070296068 *26 Jun 200627 Dec 2007Hamilton Sundstrand CorporationIn-situ monitoring and method to determine accumulated printed wiring board thermal and/or vibration stress fatigue using a mirrored monitor chip and continuity circuit
US20080197474 *16 Feb 200721 Aug 2008Advanced Chip Engineering Technology Inc.Semiconductor device package with multi-chips and method of the same
US20080197480 *31 Oct 200721 Aug 2008Advanced Chip Engineering Technology Inc.Semiconductor device package with multi-chips and method of the same
US20080213976 *2 Mar 20074 Sep 2008Micron Technology,Inc.Methods for fabricating semiconductor components and packaged semiconductor components
US20080315424 *1 Sep 200825 Dec 2008Megica CorporationStructure and manufactruing method of chip scale package
US20090008778 *9 Sep 20088 Jan 2009Megica CorporationStructure and manufactruing method of chip scale package
US20090011542 *9 Sep 20088 Jan 2009Megica CorporationStructure and manufactruing method of chip scale package
US20090200651 *14 Oct 200613 Aug 2009Via Technologies, IncMulti-chip package
US20110003433 *21 Jun 20106 Jan 2011Shinko Electric Industries Co., Ltd.Manufacturing method of semiconductor device
US20110169159 *15 Jun 201014 Jul 2011Chia-Sheng LinChip package and fabrication method thereof
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8274150 *10 May 201125 Sep 2012Chipmos Technologies Inc.Chip bump structure and method for forming the same
US20110291273 *10 May 20111 Dec 2011Chipmos Technologies Inc.Chip bump structure and method for forming the same
Legal Events
DateCodeEventDescription
30 Jun 2010ASAssignment
Owner name: MUTUAL-PAK TECHNOLOGY CO., LTD., TAIWAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HWAN, LU-CHEN;MA, YU-LIN;CHEN, P.C.;REEL/FRAME:024614/0718
Effective date: 20080430