US20100213473A1 - Photon-based memory device - Google Patents
Photon-based memory device Download PDFInfo
- Publication number
- US20100213473A1 US20100213473A1 US12/769,776 US76977610A US2010213473A1 US 20100213473 A1 US20100213473 A1 US 20100213473A1 US 76977610 A US76977610 A US 76977610A US 2010213473 A1 US2010213473 A1 US 2010213473A1
- Authority
- US
- United States
- Prior art keywords
- memory cell
- light emitting
- pixel
- light
- photoluminescent
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/02—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using elements whose operation depends upon chemical change
- G11C13/025—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using elements whose operation depends upon chemical change using fullerenes, e.g. C60, or nanotubes, e.g. carbon or silicon nanotubes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/04—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using optical elements ; using other beam accessed elements, e.g. electron or ion beam
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/04—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using optical elements ; using other beam accessed elements, e.g. electron or ion beam
- G11C13/041—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using optical elements ; using other beam accessed elements, e.g. electron or ion beam using photochromic storage elements
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/70—Nanostructure
- Y10S977/734—Fullerenes, i.e. graphene-based structures, such as nanohorns, nanococoons, nanoscrolls or fullerene-like structures, e.g. WS2 or MoS2 chalcogenide nanotubes, planar C3N4, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/70—Nanostructure
- Y10S977/813—Of specified inorganic semiconductor composition, e.g. periodic table group IV-VI compositions
- Y10S977/814—Group IV based elements and compounds, e.g. CxSiyGez, porous silicon
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/902—Specified use of nanostructure
- Y10S977/932—Specified use of nanostructure for electronic or optoelectronic application
- Y10S977/943—Information storage or retrieval using nanostructure
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/902—Specified use of nanostructure
- Y10S977/932—Specified use of nanostructure for electronic or optoelectronic application
- Y10S977/949—Radiation emitter using nanostructure
- Y10S977/95—Electromagnetic energy
Definitions
- the present invention relates to a memory cell, specifically a photon-based memory cell.
- Integrated circuit designers have always sought the ideal semiconductor memory: a device that is randomly accessible; can be written to or read from very quickly; is non-volatile, but indefinitely alterable; and consumes little power.
- DRAM dynamic random access memory
- information can be written to and read from as bits of data, e.g., a “1” or a “0,” where a “1” generally corresponds to one voltage state stored on a capacitor, and a “0” generally corresponds to another voltage state stored in the capacitor.
- the capacitor of the DRAM cell typically has an associated transistor that acts as a switch to allow the control circuitry on the memory chip to read from and write to the capacitor.
- DRAM cells suffer from a number of shortcomings.
- the capacitor of a DRAM cell is extremely energy inefficient because capacitors of DRAM cells quickly lose their stored voltage, and need to be refreshed to prevent the cell from being discharged, resulting in high levels of energy consumption.
- the speed of integrated chips are not only limited by the speed by which electrons travel through matter, but are also limited by the number of interconnections within the chip necessary to effect proper transfer and storage of the signals; these additional interconnections contribute to the problem of short circuits.
- the electrical signals used in conventional memory cells can interfere with each other, resulting in increased cross-talk, and decreased performance, which is undesirable.
- Various exemplary embodiments of the invention provide a photon-based memory cell having a material layer having phosphorescent materials therein associated with a pixel capable of emitting and receiving light.
- the data is stored in the memory cell as radiation in the phosphorescent material.
- FIG. 1 illustrates a cross-sectional view of a memory cell constructed in accordance with an exemplary embodiment of the invention
- FIG. 2 illustrates a partial cross-sectional view of a memory cell constructed in accordance with a second exemplary embodiment of the invention
- FIG. 3 illustrates a partial cross-sectional view of a memory cell constructed in accordance with a third exemplary embodiment of the invention
- FIG. 4 illustrates a partial top-down view of a memory cell array constructed in accordance with an exemplary embodiment of the invention.
- FIG. 5 is a block diagram of a processor system incorporating a memory device constructed in accordance with an exemplary embodiment of the invention.
- semiconductor substrate is to be understood to include any semiconductor-based structure that has an exposed semiconductor surface.
- the semiconductor structure should be understood to include silicon, silicon-on-insulator (SOI), silicon-on-sapphire (SOS), doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures.
- the semiconductor substrate need not be silicon-based.
- the semiconductor could be silicon-germanium, germanium, or gallium arsenide.
- FIG. 1 illustrates a partial cross-sectional view of a memory cell 100 constructed in accordance with an exemplary embodiment of the invention.
- the illustrated memory cell 100 includes a material layer 116 having phosphorescent material formed therein associated with a pixel 110 capable of emitting and receiving light.
- the illustrated pixel 110 has a light emitting element 120 and a light receiving element 130 .
- the memory cell 100 can store and transmit bits of data, represented by 1's and 0's, similar to the conventional memory cells discussed above (e.g., a DRAM cell).
- the light emitting element 120 (illustrated as a light emitting diode) is activated to emit radiation in the form of photons (depicted by the arrow) onto the material layer 116 .
- the phosphorescent material in the material layer 116 over the pixel 110 absorbs the radiation emitted by the light emitting element 120 and reradiates the energy, also in the form of photons.
- the presence or absence of reradation of photons by the material layer 116 above the pixel 110 corresponds to a particular logic state potential, e.g., a 1 or 0, similar to the electrons stored on the capacitor of the DRAM, discussed above.
- the reradation (depicted by the arrow) by the phosphorescent material within the material layer 116 is read by a light receiving element 130 (illustrated as a phototransistor) when the light receiving element 130 is activated by electrical signals from external circuitry.
- a light receiving element 130 illustrated as a phototransistor
- the reradation from the phosphorescent material layer 116 causes the light receiving element 130 to produce a detectable electrical signal, which is different from an electrical signal produced by light receiving element 130 when there is no light shone or reradiated from the overlying material layer 116 .
- the output signal from the light receiving element 130 represents a logic “1” or “0” depending on whether the material layer 116 above the light receiving element is storing light or not.
- Memory cell 100 does not suffer from the same drawbacks as conventional memory cells. Unlike the capacitors of conventional DRAM memory cells, memory cell 100 is much more energy efficient, and does not have to be refreshed every few milliseconds. Phosphorescent materials generally reradiate for up to several minutes, limited only by the half-life of the specific phosphorescent material used in the material layer 116 . Therefore, memory cell 100 can be refreshed every minute or so, rather than every few milliseconds, resulting in a significant reduction in energy consumption. Refreshing is accomplished by reading the memory array containing a plurality of memory cells 100 and rewriting to those cells having light stored therein.
- Memory cell 100 also has a faster read/write speed than conventional DRAM cells because the information is retained as photons, and not as an electrical potential; therefore, the information stored in the material layer 116 does not have to be transmitted through matter, as electronically stored information would. Additionally, because the information from the memory cell 100 is stored in the form of photons, a decreased number of electrical interconnections are necessary, reducing the number of fabrication short circuits compared with DRAM memory cells.
- the light emitting element 120 is illustrated as a light emitting diode, this is only exemplary.
- the light emitting element 120 could include any device capable of emitting radiation, including visible light, x-rays, infrared radiation, or UV radiation.
- the light receiving element 130 could be any device capable of receiving radiation, and converting the radiation into an electrical signal.
- a single integrated light emitting and light receiving structure can also be used for light emitting and light receiving elements 120 , 130 .
- the material layer 116 could have a thickness in the range of about 100 ⁇ to about 2000 ⁇ , depending on the intended application.
- the material layer is formed by doping a material layer with phosphorescent materials.
- the phosphorescent materials used could be selected from the group consisting of copper activated polycrystalline zinc sulfides, rare earth doped alkaline earth sulfides, and organic dyes like bis(2-phenyl-benzoimiazole)acetylacetonato iridium. It should be noted that the materials listed are only exemplary, and should not be limiting in any way.
- FIG. 1 also illustrates an optional light emitting device 132 in light communication with the memory cell 100 .
- the light emitting device 132 may be used to perform a masked programming of an array of memory cells 100 , similar to light programmable EEPROM arrays.
- the light emitting device 132 can also be used to globally erase a memory array by turning all memory cells on.
- the light emitting device 132 could be integral to a memory die containing an array of memory cells for global erase programming. Alternatively, the light emitting device 132 could be located externally to the array containing memory cells. In an embodiment in which the light emitting device 132 is located externally to the array, the memory die in which the array is located would typically have a transparent element 180 allowing the light to enter the die to allow a light masked programming operation.
- the light emitting device 132 could comprise an epitaxial silicon layer having a plurality of light emitting diodes fabricated therein.
- the light emitting device 132 could also be constructed as a laser located externally to the memory die in which the array is contained, which can be programmable to light material layer 116 to set a programmed state of a memory array.
- FIG. 2 illustrates a partial cross-sectional view of a memory cell 200 constructed in accordance with a second exemplary embodiment of the invention.
- the FIG. 2 memory cell 200 has a material layer 216 associated with a pixel 110 capable of emitting and receiving light.
- the material layer 216 could have a thickness in the range from about 1000 ⁇ to about 2000 ⁇ .
- the material layer 216 of the illustrated memory cell 200 has a thickness of about 1500 ⁇ .
- the illustrated material layer 216 includes a plurality of nanotubes 216 a that are substantially perpendicular to the pixel 110 .
- the nanotubes 216 a could have a length in the range from about 50 ⁇ to about 150 ⁇ , for example.
- the illustrated nanotubes may have a length of about 100 ⁇ .
- Each nanotube 216 a includes one or more of the phosphorescent materials discussed above with respect to FIG. 1 . Because the nanotubes 216 a are substantially perpendicular to the pixel 110 , the amount of cross-talk between memory cells in an array (e.g., array 314 ( FIG. 3 )) can be further reduced.
- the FIG. 2 memory cell 200 operates in substantially the same manner as the FIG. 1 memory cell 100 , except that when the light emitting element 120 emits radiation onto the material layer 216 , only those nanotubes 216 a containing phosphorescent material localized above the pixel 110 will reradiate. Therefore, the reradiation is more localized, and the nanotubes reduce cross-talk among adjacent memory cells.
- nanotubes 216 a are illustrated as being at a 90° angle relative to the pixels 110 , it is not intended to be limiting in any way.
- the nanotubes 216 a could be at any angle relative to the pixel 110 .
- not all of the nanotubes 216 a are necessarily straight, and that the nanotubes 216 a may contain bends and turns.
- the material layer 216 could be formed by forming the nanotubes 216 a in the material layer 216 , and then doping the nanotubes 216 a with one or more of the phosphorescent materials discussed above with respect to FIG. 1 .
- the material layer 216 could be formed by implanting a thin silicon layer with boron and anodizing the silicon layer in a solution of hydrogen fluoride (HF) and isopropanol.
- HF hydrogen fluoride
- FIG. 3 illustrates a partial cross-sectional view of a memory cell 300 constructed in accordance with a third exemplary embodiment of the invention.
- the illustrated memory cell 300 has a material layer 316 having phosphorescent material contained therein associated with a pixel 310 capable of emitting and receiving light.
- the exemplary embodiment provides the material layer 316 within the pixel 310 ; between the light emitting element 120 and the light receiving element 130 .
- An array of memory cells including the illustrated memory cell 300 could be formed by providing an array of light receiving elements 130 in a silicon substrate and providing a material layer 316 over the light receiving element array.
- the material layer 316 could be doped with any of the phosphorescent materials discussed above with respect to FIG. 1 .
- An epitaxial silicon substrate having an array of light emitting elements 120 could then be deposited over the material layer 316 , forming an array of memory cells. It should be noted that the light emitting 120 and light receiving 130 elements should be substantially aligned with one another.
- the FIG. 3 memory cell 300 operates in substantially the same manner as the FIG. 1 and FIG. 2 memory cells 100 , 200 , in that the light emitting element 120 writes data to the material layer 316 , and the light emitting element 130 reads data from the material layer 316 .
- FIG. 4 illustrates a partial top-down view of a memory array 514 constructed in accordance with an exemplary embodiment of the invention.
- the memory cells 500 of the array 514 are arranged in rows and columns.
- Each illustrated memory cell 500 has a material layer 516 associated with a pixel 510 .
- Phosphorescent regions 516 a of the material layer 516 are provided in a pattern positioned above respective pixels 510 in the array 514 .
- the separated phosphorescent regions 516 a minimize cross-talk between adjacent memory cells 500 .
- the material layer 516 is selectively doped with phosphorescent material to create the phosphorescent regions 516 a .
- the phosphorescent regions 516 a are formed by forming a patterned photoresist layer over a material layer 516 , such that the doping of the material layer 516 occurs through the pattern aligning phosphorescent regions 516 a with the underlying pixels 510 . Any phosphorescent material discussed above with respect to FIG. 1 could be used to dope the material layer 516 , resulting in the phosphorescent regions 516 a.
- FIG. 4 also illustrates a bitline 540 connected to column control circuitry and a wordline 550 connected to row control circuitry.
- Each memory cell 500 is written to or read from by activating the corresponding bitline and wordline, and further selecting either the light emitting element 120 , or the light receiving element 130 for actuation.
- a corresponding bitline 540 b and a corresponding wordline 550 b are turned on, and the selected memory cell 500 b can be either written to or read from, in accordance with a write or read signal which selects light emission and light reception as discussed above with respect to FIG. 1 .
- each memory cell 500 of the array 514 would have a write/read conductor, which could be positioned under each memory cell 500 of the array 514 .
- the write/read conductor in one logic state activates the light emitting elements of the selected memory cells 500 to store bits of data.
- the write/read conductor in a second logic state activates the light receiving elements of selected memory cells 500 to read bits of data.
- the write/read conductors could be connected to a transistors that are associated with the light emitting and light receiving elements of the memory cells 500 . The transistors act as a switch that turn the light emitting and light receiving elements on and off.
- the separated phosphorescent regions 516 a shown in FIG. 4 could be incorporated into any of the memory cells discussed above with respect to FIGS. 1-3 , i.e., memory cells 100 , 200 , 300 .
- the material layer 116 , 216 , 316 over each pixel of each memory cell 100 , 200 , 300 could have separated phosphorescent regions formed therein, thereby reducing the amount of cross-talk among adjacent memory cells.
- FIG. 5 illustrates a block diagram of a processor system 600 incorporating a memory device having a memory cell (e.g., memory cells 100 , 200 , 300 ) or a memory cell array (e.g., 514 ) constructed in accordance with exemplary embodiments of the invention.
- processor based systems include, without limitation, computer systems, camera systems, scanners, machine vision systems, vehicle navigation systems, video telephones, surveillance systems, auto focus systems, star tracker systems, motion detection systems, image stabilization systems, and others.
- the exemplary system 600 includes a memory device 608 having one or more of the memory cells constructed in accordance with exemplary embodiments of the invention (e.g., memory cells 100 , 200 , 300 ).
- the memory device 608 could also incorporate the FIG. 4 memory cell array 514 .
- the system 600 generally comprises a central processing unit (CPU) 602 , such as a microprocessor, that communicates with an input/output (I/O) device 606 over a bus 604 .
- the memory device 608 also communicates with the CPU 602 over the bus 604 .
- the system 600 also includes random access memory (RAM) 610 , and can include removable memory 615 , such as flash memory, which also communicates with CPU 602 over the bus 604 .
- Imaging device 608 may be combined with a processor, such as a CPU, digital signal processor, or microprocessor, with or without memory storage on a single integrated circuit or on a different chip than the processor.
Abstract
An optical memory cell having a material layer associated with a pixel capable of emitting and receiving light. The material layer has phosphorescent material formed therein for storing data as light received from and emitted to the pixel.
Description
- The present invention relates to a memory cell, specifically a photon-based memory cell.
- Integrated circuit designers have always sought the ideal semiconductor memory: a device that is randomly accessible; can be written to or read from very quickly; is non-volatile, but indefinitely alterable; and consumes little power.
- One common volatile memory is the DRAM in which information can be written to and read from as bits of data, e.g., a “1” or a “0,” where a “1” generally corresponds to one voltage state stored on a capacitor, and a “0” generally corresponds to another voltage state stored in the capacitor. The capacitor of the DRAM cell typically has an associated transistor that acts as a switch to allow the control circuitry on the memory chip to read from and write to the capacitor.
- DRAM cells suffer from a number of shortcomings. First, the capacitor of a DRAM cell is extremely energy inefficient because capacitors of DRAM cells quickly lose their stored voltage, and need to be refreshed to prevent the cell from being discharged, resulting in high levels of energy consumption. Second, because DRAM cells are based on electrical signals, the speed of integrated chips are not only limited by the speed by which electrons travel through matter, but are also limited by the number of interconnections within the chip necessary to effect proper transfer and storage of the signals; these additional interconnections contribute to the problem of short circuits. Finally, the electrical signals used in conventional memory cells can interfere with each other, resulting in increased cross-talk, and decreased performance, which is undesirable.
- Accordingly, there is a desire and need to construct a memory cell that improves upon the shortcomings of DRAM cells.
- Various exemplary embodiments of the invention provide a photon-based memory cell having a material layer having phosphorescent materials therein associated with a pixel capable of emitting and receiving light. The data is stored in the memory cell as radiation in the phosphorescent material.
- The above-described features and advantages of the invention will be more dearly understood from the following detailed description, which is provided with reference to the accompanying drawings in which:
-
FIG. 1 illustrates a cross-sectional view of a memory cell constructed in accordance with an exemplary embodiment of the invention; -
FIG. 2 illustrates a partial cross-sectional view of a memory cell constructed in accordance with a second exemplary embodiment of the invention; -
FIG. 3 illustrates a partial cross-sectional view of a memory cell constructed in accordance with a third exemplary embodiment of the invention; -
FIG. 4 illustrates a partial top-down view of a memory cell array constructed in accordance with an exemplary embodiment of the invention; and -
FIG. 5 is a block diagram of a processor system incorporating a memory device constructed in accordance with an exemplary embodiment of the invention. - In the following detailed description, reference is made to specific exemplary embodiments of the invention. It is to be understood that other embodiments may be employed, and that structural and electrical changes may be made without departing from the spirit or scope of the present invention.
- The term “semiconductor substrate” is to be understood to include any semiconductor-based structure that has an exposed semiconductor surface. The semiconductor structure should be understood to include silicon, silicon-on-insulator (SOI), silicon-on-sapphire (SOS), doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. The semiconductor substrate need not be silicon-based. The semiconductor could be silicon-germanium, germanium, or gallium arsenide. When reference is made to a semiconductor substrate in the following description, previous process steps may have been utilized to form regions or junctions in or over the base semiconductor or foundation. Also, the invention may be formed over non-semiconductor substrates.
- The fabrication steps below are discussed as being performed in an exemplary order, however this order may be altered and still maintain the spirit and scope of the invention.
- Referring now to the drawings, where like elements are designated by like reference numerals,
FIG. 1 illustrates a partial cross-sectional view of amemory cell 100 constructed in accordance with an exemplary embodiment of the invention. The illustratedmemory cell 100 includes amaterial layer 116 having phosphorescent material formed therein associated with apixel 110 capable of emitting and receiving light. The illustratedpixel 110 has alight emitting element 120 and alight receiving element 130. Thememory cell 100 can store and transmit bits of data, represented by 1's and 0's, similar to the conventional memory cells discussed above (e.g., a DRAM cell). - In operation of the
memory cell 100, the light emitting element 120 (illustrated as a light emitting diode) is activated to emit radiation in the form of photons (depicted by the arrow) onto thematerial layer 116. The phosphorescent material in thematerial layer 116 over thepixel 110 absorbs the radiation emitted by thelight emitting element 120 and reradiates the energy, also in the form of photons. The presence or absence of reradation of photons by thematerial layer 116 above thepixel 110 corresponds to a particular logic state potential, e.g., a 1 or 0, similar to the electrons stored on the capacitor of the DRAM, discussed above. - In reading the
memory cell 100, the reradation (depicted by the arrow) by the phosphorescent material within thematerial layer 116 is read by a light receiving element 130 (illustrated as a phototransistor) when thelight receiving element 130 is activated by electrical signals from external circuitry. Once activated, the reradation from thephosphorescent material layer 116 causes thelight receiving element 130 to produce a detectable electrical signal, which is different from an electrical signal produced bylight receiving element 130 when there is no light shone or reradiated from theoverlying material layer 116. Thus, the output signal from thelight receiving element 130 represents a logic “1” or “0” depending on whether thematerial layer 116 above the light receiving element is storing light or not. -
Memory cell 100 does not suffer from the same drawbacks as conventional memory cells. Unlike the capacitors of conventional DRAM memory cells,memory cell 100 is much more energy efficient, and does not have to be refreshed every few milliseconds. Phosphorescent materials generally reradiate for up to several minutes, limited only by the half-life of the specific phosphorescent material used in thematerial layer 116. Therefore,memory cell 100 can be refreshed every minute or so, rather than every few milliseconds, resulting in a significant reduction in energy consumption. Refreshing is accomplished by reading the memory array containing a plurality ofmemory cells 100 and rewriting to those cells having light stored therein. -
Memory cell 100 also has a faster read/write speed than conventional DRAM cells because the information is retained as photons, and not as an electrical potential; therefore, the information stored in thematerial layer 116 does not have to be transmitted through matter, as electronically stored information would. Additionally, because the information from thememory cell 100 is stored in the form of photons, a decreased number of electrical interconnections are necessary, reducing the number of fabrication short circuits compared with DRAM memory cells. - It should be noted that although the
light emitting element 120 is illustrated as a light emitting diode, this is only exemplary. For example, thelight emitting element 120 could include any device capable of emitting radiation, including visible light, x-rays, infrared radiation, or UV radiation. Similarly, although illustrated as a phototransistor, thelight receiving element 130 could be any device capable of receiving radiation, and converting the radiation into an electrical signal. Moreover, a single integrated light emitting and light receiving structure can also be used for light emitting andlight receiving elements - The
material layer 116 could have a thickness in the range of about 100 Å to about 2000 Å, depending on the intended application. The material layer is formed by doping a material layer with phosphorescent materials. The phosphorescent materials used could be selected from the group consisting of copper activated polycrystalline zinc sulfides, rare earth doped alkaline earth sulfides, and organic dyes like bis(2-phenyl-benzoimiazole)acetylacetonato iridium. It should be noted that the materials listed are only exemplary, and should not be limiting in any way. -
FIG. 1 also illustrates an optionallight emitting device 132 in light communication with thememory cell 100. Thelight emitting device 132 may be used to perform a masked programming of an array ofmemory cells 100, similar to light programmable EEPROM arrays. Thelight emitting device 132 can also be used to globally erase a memory array by turning all memory cells on. - The
light emitting device 132 could be integral to a memory die containing an array of memory cells for global erase programming. Alternatively, thelight emitting device 132 could be located externally to the array containing memory cells. In an embodiment in which thelight emitting device 132 is located externally to the array, the memory die in which the array is located would typically have atransparent element 180 allowing the light to enter the die to allow a light masked programming operation. Thelight emitting device 132 could comprise an epitaxial silicon layer having a plurality of light emitting diodes fabricated therein. Thelight emitting device 132 could also be constructed as a laser located externally to the memory die in which the array is contained, which can be programmable tolight material layer 116 to set a programmed state of a memory array. -
FIG. 2 illustrates a partial cross-sectional view of amemory cell 200 constructed in accordance with a second exemplary embodiment of the invention. Like theFIG. 1 memory cell 100, theFIG. 2 memory cell 200 has amaterial layer 216 associated with apixel 110 capable of emitting and receiving light. Thematerial layer 216 could have a thickness in the range from about 1000 Å to about 2000 Å. Thematerial layer 216 of the illustratedmemory cell 200 has a thickness of about 1500 Å. - The illustrated
material layer 216 includes a plurality ofnanotubes 216 a that are substantially perpendicular to thepixel 110. Thenanotubes 216 a could have a length in the range from about 50 Å to about 150 Å, for example. The illustrated nanotubes may have a length of about 100 Å. Eachnanotube 216 a includes one or more of the phosphorescent materials discussed above with respect toFIG. 1 . Because thenanotubes 216 a are substantially perpendicular to thepixel 110, the amount of cross-talk between memory cells in an array (e.g., array 314 (FIG. 3 )) can be further reduced. - The
FIG. 2 memory cell 200 operates in substantially the same manner as theFIG. 1 memory cell 100, except that when thelight emitting element 120 emits radiation onto thematerial layer 216, only thosenanotubes 216 a containing phosphorescent material localized above thepixel 110 will reradiate. Therefore, the reradiation is more localized, and the nanotubes reduce cross-talk among adjacent memory cells. - It should be noted that although the
nanotubes 216 a are illustrated as being at a 90° angle relative to thepixels 110, it is not intended to be limiting in any way. For example, thenanotubes 216 a could be at any angle relative to thepixel 110. It should also be noted that not all of thenanotubes 216 a are necessarily straight, and that thenanotubes 216 a may contain bends and turns. - The
material layer 216 could be formed by forming thenanotubes 216 a in thematerial layer 216, and then doping thenanotubes 216 a with one or more of the phosphorescent materials discussed above with respect toFIG. 1 . Alternatively, thematerial layer 216 could be formed by implanting a thin silicon layer with boron and anodizing the silicon layer in a solution of hydrogen fluoride (HF) and isopropanol. -
FIG. 3 illustrates a partial cross-sectional view of amemory cell 300 constructed in accordance with a third exemplary embodiment of the invention. Like theFIG. 1 andFIG. 2 memory cells memory cell 300 has amaterial layer 316 having phosphorescent material contained therein associated with apixel 310 capable of emitting and receiving light. The exemplary embodiment provides thematerial layer 316 within thepixel 310; between the light emittingelement 120 and thelight receiving element 130. - An array of memory cells including the illustrated
memory cell 300 could be formed by providing an array of light receivingelements 130 in a silicon substrate and providing amaterial layer 316 over the light receiving element array. Thematerial layer 316 could be doped with any of the phosphorescent materials discussed above with respect toFIG. 1 . An epitaxial silicon substrate having an array oflight emitting elements 120 could then be deposited over thematerial layer 316, forming an array of memory cells. It should be noted that the light emitting 120 and light receiving 130 elements should be substantially aligned with one another. - The
FIG. 3 memory cell 300 operates in substantially the same manner as theFIG. 1 andFIG. 2 memory cells light emitting element 120 writes data to thematerial layer 316, and thelight emitting element 130 reads data from thematerial layer 316. -
FIG. 4 illustrates a partial top-down view of amemory array 514 constructed in accordance with an exemplary embodiment of the invention. Thememory cells 500 of thearray 514 are arranged in rows and columns. Each illustratedmemory cell 500 has amaterial layer 516 associated with apixel 510.Phosphorescent regions 516 a of thematerial layer 516 are provided in a pattern positioned aboverespective pixels 510 in thearray 514. The separatedphosphorescent regions 516 a minimize cross-talk betweenadjacent memory cells 500. - The
material layer 516 is selectively doped with phosphorescent material to create thephosphorescent regions 516 a. Thephosphorescent regions 516 a are formed by forming a patterned photoresist layer over amaterial layer 516, such that the doping of thematerial layer 516 occurs through the pattern aligningphosphorescent regions 516 a with theunderlying pixels 510. Any phosphorescent material discussed above with respect toFIG. 1 could be used to dope thematerial layer 516, resulting in thephosphorescent regions 516 a. -
FIG. 4 also illustrates abitline 540 connected to column control circuitry and awordline 550 connected to row control circuitry. Eachmemory cell 500 is written to or read from by activating the corresponding bitline and wordline, and further selecting either thelight emitting element 120, or thelight receiving element 130 for actuation. For example, to write to or read from a selectedmemory cell 500 b, acorresponding bitline 540 b and acorresponding wordline 550 b are turned on, and the selectedmemory cell 500 b can be either written to or read from, in accordance with a write or read signal which selects light emission and light reception as discussed above with respect toFIG. 1 . - Although not illustrated, each
memory cell 500 of thearray 514 would have a write/read conductor, which could be positioned under eachmemory cell 500 of thearray 514. In operation, the write/read conductor in one logic state activates the light emitting elements of the selectedmemory cells 500 to store bits of data. The write/read conductor in a second logic state activates the light receiving elements of selectedmemory cells 500 to read bits of data. It should be noted, that the write/read conductors could be connected to a transistors that are associated with the light emitting and light receiving elements of thememory cells 500. The transistors act as a switch that turn the light emitting and light receiving elements on and off. - It should be noted that the separated
phosphorescent regions 516 a shown inFIG. 4 could be incorporated into any of the memory cells discussed above with respect toFIGS. 1-3 , i.e.,memory cells material layer memory cell -
FIG. 5 illustrates a block diagram of aprocessor system 600 incorporating a memory device having a memory cell (e.g.,memory cells - The
exemplary system 600 includes amemory device 608 having one or more of the memory cells constructed in accordance with exemplary embodiments of the invention (e.g.,memory cells memory device 608 could also incorporate theFIG. 4 memory cell array 514. - The
system 600 generally comprises a central processing unit (CPU) 602, such as a microprocessor, that communicates with an input/output (I/O)device 606 over abus 604. Thememory device 608 also communicates with theCPU 602 over thebus 604. Thesystem 600 also includes random access memory (RAM) 610, and can includeremovable memory 615, such as flash memory, which also communicates withCPU 602 over thebus 604.Imaging device 608 may be combined with a processor, such as a CPU, digital signal processor, or microprocessor, with or without memory storage on a single integrated circuit or on a different chip than the processor. - The above description and drawings illustrate preferred embodiments which achieve the objects, features, and advantages of the present invention. Although certain advantages and preferred embodiments have been described above, those skilled in the art will recognize that substitutions, additions, deletions, modifications and/or other changes may be made without departing from the spirit or scope of the invention. Accordingly, the invention is not limited by the foregoing description but is only limited by the scope of the appended claims.
Claims (43)
1-76. (canceled)
77. A memory cell, comprising:
a pixel capable of emitting and receiving light; and
a material associated with said pixel, said material having photoluminescent material therein which is configured to receive light from and emit light to said pixel.
78. The memory cell of claim 77 , wherein said pixel includes a light emitting element and a light receiving element.
79. The memory cell of claim 78 , wherein said light emitting element is a light emitting diode.
80. The memory cell of claim 78 , wherein said light receiving element is a phototransistor.
81. The memory cell of claim 78 , wherein said material layer is between said light emitting element and said light receiving element of said pixel.
82. The memory cell of claim 77 , wherein said phosphorescent material consists of copper activated polycrystalline zinc sulfides.
83. The memory cell of claim 77 , wherein said phosphorescent material consists of rare earth doped alkaline earth sulfides.
84. The memory cell of claim 77 , wherein said phosphorescent material consists of organic dyes.
85. The memory cell of claim 84 , wherein said organic dyes consists of bis(2-phenyl-benzoimiazole)acetylacetonato iridium.
86. The memory cell of claim 77 , wherein said material layer has a thickness in the range from about 1000 Å to about 2000 Å.
87. The memory cell of claim 77 , wherein said phosphorescent material is located within each of a plurality of nanotubes formed in said material layer.
88. The memory cell of claim 87 , wherein said nanotubes are substantially perpendicular relative to said pixel.
89. The memory cell of claim 87 , wherein said nanotubes have a length in the range from about 50 Å to about 150 Å.
90. The memory cell of claim 87 , wherein said nanotubes are substantially straight.
91. The memory cell of claim 87 , wherein said nanotubes contain bends and turns.
92. The memory cell of claim 77 , further comprising a light emitting layer over said material layer.
93. The memory cell of claim 92 , wherein said light emitting layer includes a plurality of light emitting diodes.
94. The memory cell of claim 92 , further comprising a transparent element between said memory cell and said light emitting layer.
95. The memory cell of claim 77 , further comprising a laser over said material layer.
96. The memory cell of claim 77 , wherein the photoluminescent material is localized above the pixel.
97. The memory cell of claim 77 , wherein the material associated with the pixel has nanotubes formed therein, the nanotubes including the photoluminescent material.
98. The memory cell of claim 77 , wherein the photoluminescent material comprises phosphorescent material.
99. The memory cell of claim 97 , wherein the nanotubes are at an angle relative to the pixel.
100. The memory cell of claim 77 , wherein the photoluminescent material is over the pixel.
101. The memory cell of claim 77 , wherein the material associated with the pixel comprises a material doped with the photoluminescent material.
102. The memory cell of claim 77 , further comprising a light emitting device configured to be in light communication with the photoluminescent material.
103. The memory cell of claim 102 , wherein the light emitting device is integral to a memory die containing the memory cell.
104. The memory cell of claim 102 , further comprising a transparent element located between the light emitting device and the photoluminescent material.
105. The memory cell of claim 77 , wherein the photoluminescent material comprises a photoluminescent region of the material associated with the pixel, wherein the photoluminescent region is part of a pattern of separated photoluminescent regions, wherein each of the regions are positioned above a respective pixel.
106. A memory cell, comprising:
a light emitting element configured to selectively emit a photon;
photoluminescent material configured to absorb a photon emitted by the light emitting element and to reradiate a photon; and
a light receiving element configured to receive a photon reradiated by the photoluminescent material.
107. The memory cell of claim 106 , wherein the light emitting element and the light receiving element together comprise a pixel.
108. The memory cell of claim 106 , wherein the light receiving element is further configured to read a photon reradiated by the photoluminescent material when the light receiving element is activated.
109. The memory cell of claim 108 , wherein the light receiving element is further configured to produce a detectable electrical signal responsive to reading a photon reradiated by the photoluminescent material.
110. The memory cell of claim 106 , wherein the photoluminescent material is in a material layer associated with the light emitting element and the light receiving element.
111. The memory cell of claim 106 , wherein the photoluminescent material is in a nanotube.
112. The memory cell of claim 106 , wherein the photoluminescent material is between the light emitting element and the light receiving element.
113. The memory cell of claim 106 , wherein the photoluminescent material is localized above the light emitting element and the light receiving element.
114. The memory cell of claim 106 , wherein the light receiving element is provided in a semiconductor substrate.
115. The memory cell of claim 106 , wherein the light emitting element is provided in an epitaxial semiconductor.
116. The memory cell of claim 106 , wherein the light receiving element and the light transmitting element are substantially aligned with one another.
117. The memory cell of claim 106 , wherein the photoluminescent material is provided in a region positioned respective to the light emitting element and the light receiving element.
118. The memory cell of claim 117 , wherein the region is separated from a plurality of other photoluminescent regions.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/769,776 US20100213473A1 (en) | 2004-08-24 | 2010-04-29 | Photon-based memory device |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/924,225 US7352007B2 (en) | 2004-08-24 | 2004-08-24 | Phosphorescent nanotube memory device |
US12/027,661 US7727786B2 (en) | 2004-08-24 | 2008-02-07 | Photon-based memory device |
US12/769,776 US20100213473A1 (en) | 2004-08-24 | 2010-04-29 | Photon-based memory device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/027,661 Continuation US7727786B2 (en) | 2004-08-24 | 2008-02-07 | Photon-based memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100213473A1 true US20100213473A1 (en) | 2010-08-26 |
Family
ID=35942806
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/924,225 Expired - Fee Related US7352007B2 (en) | 2004-08-24 | 2004-08-24 | Phosphorescent nanotube memory device |
US12/027,661 Expired - Fee Related US7727786B2 (en) | 2004-08-24 | 2008-02-07 | Photon-based memory device |
US12/769,776 Abandoned US20100213473A1 (en) | 2004-08-24 | 2010-04-29 | Photon-based memory device |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/924,225 Expired - Fee Related US7352007B2 (en) | 2004-08-24 | 2004-08-24 | Phosphorescent nanotube memory device |
US12/027,661 Expired - Fee Related US7727786B2 (en) | 2004-08-24 | 2008-02-07 | Photon-based memory device |
Country Status (1)
Country | Link |
---|---|
US (3) | US7352007B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9405070B1 (en) | 2015-05-15 | 2016-08-02 | Alcatel Lucent | Optical buffer with a signal-switching capability |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100877398B1 (en) | 2006-11-24 | 2009-01-08 | 재단법인서울대학교산학협력재단 | Photonic memory device and photonic sensor device |
KR20120110196A (en) | 2011-03-29 | 2012-10-10 | 삼성전자주식회사 | Memory cell and memory device including the same |
Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4449206A (en) * | 1980-12-09 | 1984-05-15 | Nippondenso Co., Ltd. | Portable memory device |
US4789965A (en) * | 1986-10-31 | 1988-12-06 | The University Of Utah | Methods and compositions for recording optical information employing molecular pseudorotation |
US4855950A (en) * | 1987-04-17 | 1989-08-08 | Kanegafuchi Chemical Industry Company, Limited | Optical storage apparatus including a reversible, doping modulated, multilayer, amorphous element |
US4864536A (en) * | 1986-06-05 | 1989-09-05 | Quantex Corporation | Optical memory system and method of using the same |
US4900691A (en) * | 1987-04-17 | 1990-02-13 | Kanegafuchi Chemical Industry Company, Limited | Method of fabrication for optical storage apparatus |
US5124944A (en) * | 1989-04-18 | 1992-06-23 | Nippon Telegraph And Telephone Corporation | Optical storage medium and storage process |
US5253198A (en) * | 1991-12-20 | 1993-10-12 | Syracuse University | Three-dimensional optical memory |
US5268862A (en) * | 1989-04-25 | 1993-12-07 | The Regents Of The Unversity Of California | Three-dimensional optical memory |
US5321780A (en) * | 1992-03-03 | 1994-06-14 | Seymour Edelman | Optical digital memory system |
US5325324A (en) * | 1989-04-25 | 1994-06-28 | Regents Of The University Of California | Three-dimensional optical memory |
US5331659A (en) * | 1992-03-13 | 1994-07-19 | Sony Corporation | Optical semiconductor device |
US5585640A (en) * | 1995-01-11 | 1996-12-17 | Huston; Alan L. | Glass matrix doped with activated luminescent nanocrystalline particles |
US5777318A (en) * | 1996-01-17 | 1998-07-07 | Lucent Technologies Inc. | Smart pixel array using single diode for detection and modulation |
US5835984A (en) * | 1996-01-25 | 1998-11-10 | Symbol Technologies, Inc. | Optical scanner employing smart pixel array |
US6005791A (en) * | 1996-06-12 | 1999-12-21 | Gudesen; Hans Gude | Optical logic element and optical logic device |
US6045888A (en) * | 1993-12-16 | 2000-04-04 | Lockheed Martin Corporation | Optical volume memory |
US6172926B1 (en) * | 1999-12-17 | 2001-01-09 | Telcom Semiconductor, Inc. | Optical data storage devices and methods |
US6267911B1 (en) * | 1997-11-07 | 2001-07-31 | University Of Georgia Research Foundation, Inc. | Phosphors with long-persistent green phosphorescence |
US20020041264A1 (en) * | 1998-05-15 | 2002-04-11 | Quanrud William A. | Display system having multiple memory elements per pixel with improved layout design |
US6432610B1 (en) * | 1998-09-08 | 2002-08-13 | Regents Of The University Of California | Dye precursor molecules chemically reactive with the light-altered form of light-sensitive molecules to form stable fluorescent dye, particularly for optical memories including two-photon three-dimensional optical memories |
US6437329B1 (en) * | 1999-10-27 | 2002-08-20 | Advanced Micro Devices, Inc. | Use of carbon nanotubes as chemical sensors by incorporation of fluorescent molecules within the tube |
US6483735B1 (en) * | 1989-04-25 | 2002-11-19 | The Regents Of The University Of California | Two-photon, three-or four-dimensional, color radiation memory |
US20030073031A1 (en) * | 2001-08-16 | 2003-04-17 | Rentzepis Peter M. | Dye precursor molecules chemically reactive with the light-altered form of light-sensitive molecules to form stable fluorescent dye, particularly for optical memories including two-photon three-dimensional optical memories |
US6608774B1 (en) * | 1989-04-25 | 2003-08-19 | The Regents Of The University Of California | Two-photon four-dimensional optical memory |
US20030230629A1 (en) * | 2002-06-18 | 2003-12-18 | Bourianoff George I. | Electro-optical nanocrystal memory device |
US20040057314A1 (en) * | 2002-09-23 | 2004-03-25 | Pavlichek Paul D. | Optical memory device |
US6733946B2 (en) * | 2000-03-09 | 2004-05-11 | Xerox Corporation | Three dimensional optical memory storage |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1126419A (en) | 1966-01-10 | 1968-09-05 | Rca Corp | Optical memory |
JPH0231399A (en) | 1988-07-21 | 1990-02-01 | Nec Corp | Optical memory |
DE19942941A1 (en) | 1999-09-08 | 2001-04-05 | Siemens Ag | Signal amplifier of a readout device for storage phosphor plates |
US6699597B2 (en) * | 2001-08-16 | 2004-03-02 | 3M Innovative Properties Company | Method and materials for patterning of an amorphous, non-polymeric, organic matrix with electrically active material disposed therein |
US20030193796A1 (en) * | 2002-04-15 | 2003-10-16 | Heeks Stephen K. | Light-emitting devices |
AU2003258896A1 (en) | 2002-09-09 | 2004-03-29 | Nile Mosley | Spatial optical memory |
-
2004
- 2004-08-24 US US10/924,225 patent/US7352007B2/en not_active Expired - Fee Related
-
2008
- 2008-02-07 US US12/027,661 patent/US7727786B2/en not_active Expired - Fee Related
-
2010
- 2010-04-29 US US12/769,776 patent/US20100213473A1/en not_active Abandoned
Patent Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4449206A (en) * | 1980-12-09 | 1984-05-15 | Nippondenso Co., Ltd. | Portable memory device |
US4864536A (en) * | 1986-06-05 | 1989-09-05 | Quantex Corporation | Optical memory system and method of using the same |
US4789965A (en) * | 1986-10-31 | 1988-12-06 | The University Of Utah | Methods and compositions for recording optical information employing molecular pseudorotation |
US4855950A (en) * | 1987-04-17 | 1989-08-08 | Kanegafuchi Chemical Industry Company, Limited | Optical storage apparatus including a reversible, doping modulated, multilayer, amorphous element |
US4900691A (en) * | 1987-04-17 | 1990-02-13 | Kanegafuchi Chemical Industry Company, Limited | Method of fabrication for optical storage apparatus |
US5124944A (en) * | 1989-04-18 | 1992-06-23 | Nippon Telegraph And Telephone Corporation | Optical storage medium and storage process |
US5325324A (en) * | 1989-04-25 | 1994-06-28 | Regents Of The University Of California | Three-dimensional optical memory |
US5268862A (en) * | 1989-04-25 | 1993-12-07 | The Regents Of The Unversity Of California | Three-dimensional optical memory |
US6608774B1 (en) * | 1989-04-25 | 2003-08-19 | The Regents Of The University Of California | Two-photon four-dimensional optical memory |
US6483735B1 (en) * | 1989-04-25 | 2002-11-19 | The Regents Of The University Of California | Two-photon, three-or four-dimensional, color radiation memory |
US5253198A (en) * | 1991-12-20 | 1993-10-12 | Syracuse University | Three-dimensional optical memory |
US5321780A (en) * | 1992-03-03 | 1994-06-14 | Seymour Edelman | Optical digital memory system |
US5331659A (en) * | 1992-03-13 | 1994-07-19 | Sony Corporation | Optical semiconductor device |
US6045888A (en) * | 1993-12-16 | 2000-04-04 | Lockheed Martin Corporation | Optical volume memory |
US5585640A (en) * | 1995-01-11 | 1996-12-17 | Huston; Alan L. | Glass matrix doped with activated luminescent nanocrystalline particles |
US5777318A (en) * | 1996-01-17 | 1998-07-07 | Lucent Technologies Inc. | Smart pixel array using single diode for detection and modulation |
US5835984A (en) * | 1996-01-25 | 1998-11-10 | Symbol Technologies, Inc. | Optical scanner employing smart pixel array |
US6005791A (en) * | 1996-06-12 | 1999-12-21 | Gudesen; Hans Gude | Optical logic element and optical logic device |
US6267911B1 (en) * | 1997-11-07 | 2001-07-31 | University Of Georgia Research Foundation, Inc. | Phosphors with long-persistent green phosphorescence |
US20020041264A1 (en) * | 1998-05-15 | 2002-04-11 | Quanrud William A. | Display system having multiple memory elements per pixel with improved layout design |
US6432610B1 (en) * | 1998-09-08 | 2002-08-13 | Regents Of The University Of California | Dye precursor molecules chemically reactive with the light-altered form of light-sensitive molecules to form stable fluorescent dye, particularly for optical memories including two-photon three-dimensional optical memories |
US6437329B1 (en) * | 1999-10-27 | 2002-08-20 | Advanced Micro Devices, Inc. | Use of carbon nanotubes as chemical sensors by incorporation of fluorescent molecules within the tube |
US6172926B1 (en) * | 1999-12-17 | 2001-01-09 | Telcom Semiconductor, Inc. | Optical data storage devices and methods |
US6733946B2 (en) * | 2000-03-09 | 2004-05-11 | Xerox Corporation | Three dimensional optical memory storage |
US20030073031A1 (en) * | 2001-08-16 | 2003-04-17 | Rentzepis Peter M. | Dye precursor molecules chemically reactive with the light-altered form of light-sensitive molecules to form stable fluorescent dye, particularly for optical memories including two-photon three-dimensional optical memories |
US20030230629A1 (en) * | 2002-06-18 | 2003-12-18 | Bourianoff George I. | Electro-optical nanocrystal memory device |
US20040057314A1 (en) * | 2002-09-23 | 2004-03-25 | Pavlichek Paul D. | Optical memory device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9405070B1 (en) | 2015-05-15 | 2016-08-02 | Alcatel Lucent | Optical buffer with a signal-switching capability |
Also Published As
Publication number | Publication date |
---|---|
US7727786B2 (en) | 2010-06-01 |
US7352007B2 (en) | 2008-04-01 |
US20060044862A1 (en) | 2006-03-02 |
US20080131984A1 (en) | 2008-06-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5019436B2 (en) | Semiconductor integrated circuit | |
US10707239B2 (en) | Device, manufacturing method thereof, and electronic device | |
US6737675B2 (en) | High density 3D rail stack arrays | |
US6888750B2 (en) | Nonvolatile memory on SOI and compound semiconductor substrates and method of fabrication | |
US11856804B2 (en) | Imaging display device and electronic device | |
US20060226459A1 (en) | Layout structure in semiconductor memory device and layout method therefor | |
CN101366120A (en) | Transparent-channel thin-film transistor-based pixels for high-performance image sensors | |
KR20140047496A (en) | Semiconductor device and operating method for the same | |
US20210202373A1 (en) | Integrated circuits including multi-layer conducting lines | |
JP2005302277A (en) | Optoelectronic apparatus | |
KR20190118154A (en) | Semiconductor device and manufacturing method of semiconductor device | |
US7727786B2 (en) | Photon-based memory device | |
JP2023121797A (en) | Storage device | |
EP1501020A1 (en) | A non-volatile memory parallel processor | |
US7821080B2 (en) | N-ary three-dimensional mask-programmable read-only memory | |
US20050041467A1 (en) | Chalcogenide memory | |
US8134883B2 (en) | Semiconductor device | |
US8437176B2 (en) | Optical refreshing of loadless for transistor SRAM cells | |
US9082368B2 (en) | Semiconductor devices having image sensor and memory device operation modes | |
US6215701B1 (en) | Nonvolatile memory cell structure for integration with semiconductor logic devices and method of using same | |
US5473178A (en) | Semiconductor memory cell for holding data with small power consumption | |
US10777564B2 (en) | Non-volatile memory device | |
CN115512650A (en) | Pixel circuit, micro light-emitting diode chip, driving chip and light-emitting chip | |
CN117337455A (en) | Semiconductor device, display device, and electronic apparatus | |
KR20230007319A (en) | Imaging devices and electronic devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |