US20100103605A1 - multi-configuration processor-memory substrate device - Google Patents

multi-configuration processor-memory substrate device Download PDF

Info

Publication number
US20100103605A1
US20100103605A1 US12/650,993 US65099309A US2010103605A1 US 20100103605 A1 US20100103605 A1 US 20100103605A1 US 65099309 A US65099309 A US 65099309A US 2010103605 A1 US2010103605 A1 US 2010103605A1
Authority
US
United States
Prior art keywords
memory components
configuration
substrate
processor
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/650,993
Inventor
Behdad Jafari
George Sorensen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nvidia Corp
Original Assignee
Nvidia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nvidia Corp filed Critical Nvidia Corp
Priority to US12/650,993 priority Critical patent/US20100103605A1/en
Publication of US20100103605A1 publication Critical patent/US20100103605A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/18Packaging or power distribution
    • G06F1/183Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/15321Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/0204Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/0204Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • H05K1/0206Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09954More mounting possibilities, e.g. on same place of PCB, or by using different sets of edge pads
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10159Memory
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10674Flip chip
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/15Position of the PCB during processing
    • H05K2203/1572Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components

Definitions

  • the field of the present invention pertains to electronic integrated circuits. More particularly, the present invention relates to printed circuit board devices.
  • Digital computer systems are being used today to perform a wide variety of tasks. Many different areas of business, industry, government, education, entertainment, and most recently, the home, are tapping into the enormous and rapidly growing list of applications developed for today's increasingly powerful computer devices.
  • Modern computer systems usually feature powerful digital processor integrated circuit devices.
  • the processors are used to execute software instructions to implement complex functions, such as, for example, 3-D graphics applications, voice recognition, data visualization, and the like.
  • complex functions such as, for example, 3-D graphics applications, voice recognition, data visualization, and the like.
  • the performance of many these applications is directly benefited by more powerful, more capable processors.
  • powerful modern computer systems have decreased in cost such that they are more available to an average user than ever before.
  • a primary characteristic of the increasing power of modern computer systems and their decreasing cost is the steady progress of integrated circuit device manufacturing technologies.
  • Modern semiconductor manufacturing technologies lead to increasing levels of integration, increasing power, and decreasing cost of the computer devices (e.g., laptop computer systems, desktop computer systems, workstations, servers, etc.).
  • compact size is a desirable market trait. Typically, the more compact a device is, the lower its costs of manufacture. Additionally, compact size (e.g., increasing integration) yields a number of other benefits, such as decreased power consumption and increased portability. Accordingly, a primary objective of many computer system device manufacturers is to reduce the form factor of a given device while maintaining, or even increasing, the performance of the device.
  • a multichip module refers to a chip package that contains two or more “raw” chips closely connected with high-density lines, or signal traces embedded within, or on, the package.
  • a raw chip generally refers to a semiconductor integrated circuit die without its associated packaging. The raw chips are typically mounted directly on or embedded within a base.
  • a prior art MCM implementation saves space and can, in some cases, speed processing due to short leads between chips (e.g., in comparison to several discrete chips mounted conventionally on a printed circuit board).
  • a ceramic base is typically used with chips wire bonded together (MCM-C) or with deposited thin film interconnects (MCM-D).
  • MCMs have been mounted onto silicon substrates (MCM-S) and resin-based, laminated printed circuit boards (MCM-L), the latter, less-costly version evolving into the multichip package (MCP).
  • a multichip package refers to a chip package that contains two or more packaged chips, as opposed to raw chips. It is essentially an MCM that uses a laminated, printed circuit board-like substrate (MCM-L) rather than ceramic (MCM-C).
  • MCM-L laminated, printed circuit board-like substrate
  • MCM-C ceramic
  • Embodiments of the present invention provide a multi-configuration processor-memory device having a standardized interface for coupling to a printed circuit board.
  • Embodiments of the present invention provide a solution that efficiently packages multiple integrated circuit components while maintaining cost effective packaging specifications. Additionally, embodiments of the present invention provide favorable yield and performance characteristics along with a small package footprint.
  • the present invention is implemented as a Multi-configuration Processor-Memory device for coupling to a PCB interface of a printed circuit board.
  • the device comprises a substrate that supports multiple configurations of memory components and a processor while having a single, common interface for connecting to an interface area of a printed circuit board (e.g., in one embodiment, a solder pad array disposed on the surface of the printed circuit board).
  • a first configuration the substrate supports a processor and a first number of memory components.
  • the substrate supports a processor and an additional number of memory components (e.g., four or more memory chips).
  • the memory components can be pre-tested, packaged memory components mounted on the substrate.
  • the processor can be a surface mounted (or wire bonded) processor die.
  • the processor can be mounted in a flip chip configuration, side-opposite the memory components.
  • a heat spreader can be mounted on the memory components and the processor to dissipate heat.
  • the processor face can be soldered onto a non-electrically functional area of the PCB interface of the printed circuit board to dissipate heat and on the opposite side a heat spreader would simply dissipate heat for the memory components only.
  • the processor can be a GPU (graphics processing unit) and the memory components can be DDR (double data rate) memory components.
  • the GPU can be a bare die mounted on the substrate, while the memory components are pretested, packaged memory components mounted on the substrate.
  • the multi-configuration processor-memory device includes a heat spreader coupled to the memory components to conduct heat from the memory components independent of heat from a GPU.
  • the GPU is mounted on the substrate in a flip chip configuration on a side of the substrate opposite the memory components.
  • the GPU includes a heat conduction surface configured for attaching to a heat sink, wherein the heat sink is configured to protrude through an opening of the printed circuit board and conduct heat from the GPU through the opening to a side of the printed circuit board opposite the GPU device, thereby providing a robust heat conduction path for the GPU that is independent of the heat spreader of the memory components.
  • embodiments of the present invention implement a processor-memory device having a compact size and small form factor, resulting in lower manufacturing cost and much smaller application footprint.
  • High-performance can be maintained since thermal dissipation from the memory components and the processor is decoupled, allowing higher clock speeds and more uniform heat dissipation.
  • the use of pre-tested, prepackaged memory components increases yield of the device fabrication process.
  • FIG. 1 shows a first configuration and a second configuration of a processor-memory device in accordance with one embodiment of the present invention.
  • FIG. 2 shows a side view of the first configuration (configuration A) and the second configuration (configuration B) of the multi-configuration processor-memory device in accordance with one embodiment of the present invention.
  • FIG. 3A shows a side view of the substrate of configuration B with respect to the common PCB interface of a PCB (printed circuit board) in accordance with one embodiment of the present invention.
  • FIG. 3B shows a top down view of the common PCB interface in accordance with one embodiment of the present invention.
  • FIG. 4 shows a close-up side view of the solder interconnections between substrate and the common PCB interface in accordance with one embodiment of the present invention.
  • FIG. 5A shows a first side view of the solder interactions between the substrate, the flip-chip mounted processor, and the common PCB interface in accordance with one embodiment of the present invention.
  • FIG. 5B shows a second side view of a PCB showing the relationship between a plurality of solder paste depositions and a plurality of solder balls in accordance with one embodiment of the present invention.
  • FIG. 6 shows a side view of an alternative embodiment wherein the solder balls are used for electrical interconnections and wherein an adhesive layer is used to attach the processor to the nonfunctional area of the common PCB interface.
  • FIG. 7 shows the solder pads of the nonfunctional area of the common PCB interface disposed in a grid-like fashion in accordance with one embodiment of the present invention.
  • FIG. 8 shows a side view of the grid on the surface of the nonfunctional area in accordance with one embodiment of the present invention.
  • FIG. 9 shows a side view of the solder balls and the grid on the surface of the nonfunctional area in accordance with one embodiment of the present invention.
  • FIG. 10 shows a processor-memory device implementation in accordance with an alternative embodiment of the present invention, wherein a flip-chip configuration of the processor-memory device is mounted to a heat sink that is designed to attach to the processor through an opening within a PCB.
  • Embodiments of the present invention provided a multi-configuration processor-memory device having a standardized interface for coupling to a printed circuit board.
  • Embodiments of the present invention provide a solution that efficiently packages multiple integrated circuit components while maintaining cost effective packaging specifications. Additionally, embodiments of the present invention provide favorable yield and performance characteristics along with a small package footprint.
  • FIG. 1 shows a first configuration and a second configuration of a processor-memory device in accordance with one embodiment of the present invention.
  • the first configuration, configuration A includes a processor 130 and a plurality of memory components 121 - 124 mounted on a substrate 110 .
  • the second configuration, configuration B includes a processor 150 and a plurality of memory components 141 - 142 mounted on a substrate 120 .
  • Configuration A and configuration B are both designed to mount on a common PCB interface 160 .
  • embodiments of the present invention are designed to utilize a configurable substrate that is adapted to support multiple combinations and mounting configurations of processors and memory components while still maintaining a common interface to, for example, an interface area of a printed circuit board (e.g., motherboard, etc.).
  • configuration A has four memory components 121 - 124 and a single processor 130 .
  • Configuration B has 2 memory components 141 - 142 and a single processor 150 . Both configurations utilize a common substrate interface that is designed to couple to the common PCB interface 160 .
  • embodiments can be configured to support other combinations of memory components and processor (e.g., one processor and one memory component, eight memory components, 16 memory components, etc.).
  • the memory components 121 - 124 and 141 - 142 are prepackaged memory components.
  • prepackaged memory components refer to memory components that are not bare dies, or raw chips. The memory components are packaged in the conventional fashion and are tested prior to being mounted on the substrate 110 or the substrate 120 .
  • the use of prepackaged pre-tested memory components increases the yield of the overall device fabrication process in comparison to prior art MCM or MCP devices, which utilize raw chips. Additionally, the use of prepackaged memory components simplifies their acquisition process. For example: prepackaged memory components can be purchased from a greater number of vendors, providing better flexibility with respect to price and/or quality.
  • the memory components are surface mounted on the substrate 110 or 120 .
  • the processor 150 is surface mounted on the substrate 120 along with the memory components.
  • the processor 130 is mounted on the substrate 110 in a flip-chip configuration, as shown by the dotted lines showing the outline of the processor 130 .
  • the processors 130 and 140 are GPUs (graphics processor units). In other embodiments, the processors 130 and 140 are other types of processors, such as, for example, DSPs (digital signal processors), CPUs (central processing units), or the like.
  • the memory components 121 - 124 and 141 - 142 are DDR memory components. In other embodiments, the memory components 121 - 124 and 141 - 142 are other types of memory components, such as, for example, RDRAM memory components, SDRAM memory components, or the like.
  • FIG. 2 shows a side view of configuration A and B of the multi-configuration processor-memory device in accordance with one embodiment of the present invention.
  • the processor 150 is surface mounted on the same side of the substrate 120 .
  • the processor 130 is mounted on the substrate 110 in a flip-chip configuration.
  • the memory components 121 - 124 are surface mounted on the substrate while the processor 130 is flip-chip mounted on the side of the substrate opposite the memory components.
  • the flip-chip mounting of the processor 130 in configuration A provides an increased component density and smaller form factor.
  • an additional number of memory components can be included within the same form factor.
  • a smaller form factor can be implemented, having a smaller application footprint.
  • the smaller form factor and increased component density leads to reduced manufacturing costs.
  • the flip chip configuration of the processor 130 simplifies the signal trace routing implementation for the substrate.
  • the flip-chip mounting of the processor 130 in configuration A allows the processor 130 to be cooled independently of the memory components 121 - 124 .
  • the memory components 121 - 124 can be coupled to their own respective heat spreader or heat sink device.
  • the processor 130 on the opposite side of the substrate 110 can utilize its own heat dissipation mechanism. This feature described in greater detail in FIG. 5A below.
  • FIG. 3A shows a side view of the substrate 120 of configuration B with respect to the common PCB interface 160 of a PCB (printed circuit board) 170 .
  • both configurations of the processor-memory device of the present embodiment include an interface designed to couple to the common PCB interface 160 .
  • the common PCB interface 160 functions by providing the electrical interconnection to the PCB 170 .
  • the attachment between the interface of substrate 120 and the common PCB interface 160 is typically implemented using solder.
  • the common PCB interface can comprise a solder pad array for accepting solder interconnections with the substrate 120 .
  • the common PCB interface 160 is shown being generally flush with, or the same height as, the surface of the PCB 170 .
  • the common PCB interface 160 can be at a different height than the surface of the PCB 170 , for example, slightly raised with respect to the surface of the PCB 170 as shown in FIG. 5A and FIG. 6 below.
  • FIG. 3B shows a top down view of the common PCB interface 160 in accordance with one embodiment of the present invention.
  • the common PCB interface 160 includes a solder pad array for accepting a plurality of solder interconnections (e.g., hundreds of interconnections) of the processor-memory device.
  • the common PCB interface 160 includes a nonfunctional area 165 located at the center of the solder pad array.
  • the nonfunctional area 165 refers to the fact that there are no solder pad interconnections in this area which are electrically active or used by components on the PCB 170 .
  • FIG. 4 shows a close-up side view of the solder interconnections between substrate 120 and the common PCB interface 160 of the PCB 170 in accordance with one embodiment of the present invention.
  • a plurality of solder interconnections 401 e.g., solder balls 401
  • the distance 410 is approximately 500 microns. This distance is sufficient to accommodate a flip chip mounted processor configuration as shown below in FIG. 5A .
  • FIG. 5A shows a side view of the solder interactions between the substrate 110 , the flip-chip mounted processor 130 , and the common PCB interface 160 in accordance with one embodiment of the present invention.
  • FIG. 5A shows the solder interconnection of a configuration A embodiment of the processor-memory device.
  • the plurality of solder balls 401 are used to connect the interface of the substrate 110 to the common PCB interface 160 in a manner similar to the connection between substrate 120 and common PCB interface 160 described above in FIG. 4 .
  • a solder paste deposition (e.g., shown in greater detail in FIG. 5B below) also attaches the surface of the processor 130 to the nonfunctional area 165 of the common PCB interface 160 .
  • the surface of the processor 130 is soldered directly to the nonfunctional area 165 to provide a heat conduction path, thereby enabling heat to be conducted directly away from the processor 130 into the common PCB interface 160 and the PCB 170 .
  • a surface of the processor 130 is configured for an attachment to the PCB interface 160 of the print circuit board in order to conduct heat from the processor through the attachment.
  • the attachment is a solder attachment.
  • the distance 410 e.g., approximately 500 microns
  • the distance 410 provides more than sufficient room between the interface of the substrate 110 and the PCB interface 160 for the flip-chip mounted processor 130 , since the processor typically protrudes from the surface of the substrate 110 by approximately 350 microns.
  • the solder attachment shown in FIG. 5A allows the re-flowed solder paste to conduct most of the heat from the processor 130 directly into the PCB 170 .
  • This provides a heat conduction path for the processor 130 independent of the memory components.
  • the independent heat conduction paths thermally decouple the memory components from processor allowing separate heat dissipation paths, therefore resulting in more uniformly controlled low junction temperatures in all the mounted integrated circuit devices.
  • the PCB interface 160 is shown in FIG. 5A and FIG. 6 as being slightly raised above the surface of the PCB 170 , in comparison to the flush, co-planar arrangement depicted in FIG. 3A .
  • FIG. 5B shows a side view of the PCB 170 showing the relationship between a plurality of solder paste depositions 502 and the solder balls 401 in accordance with one embodiment of the present invention.
  • solder paste depositions 502 are used to implement the attachment to the processor 130 .
  • the solder attachment shown in FIG. 5A is created from the solder paste depositions 502 .
  • the solder balls 401 are typically standard size 0.63 mm solder balls.
  • the FIG. 5B embodiment also shows a plurality of thermal vias 501 embedded within the PCB 501 to conduct heat away from the attachment to the processor 130 .
  • FIG. 6 shows a side view of an alternative embodiment wherein the solder balls 401 are used for electrical interconnections and wherein an adhesive layer 601 is used to attach the processor 130 to the nonfunctional area 165 of the common PCB interface 160 .
  • the embodiment depicted in FIG. 6 is substantially similar to the embodiment shown in FIG. 5A , except a thermal adhesive layer 601 is used to attach a surface of the processor 130 and thereby implement a heat conduction path, as opposed to solder.
  • the thermal adhesive layer 601 provides the independent heat conduction path for the processor 130 .
  • FIG. 7 , FIG. 8 , and FIG. 9 show more detailed views of the nonfunctional area 165 of the common PCB interface 160 in accordance with one embodiment of the present invention.
  • the solder pads of the nonfunctional area 165 are disposed in a grid-like fashion.
  • the grid is implemented to prevent the solder balls 401 , used to connect the surface of the processor 130 , from spreading and possibly detaching from the surface of the processor 401 .
  • FIG. 8 a side view of the grid on the surface of the nonfunctional area 165 is shown.
  • FIG. 8 also shows a surface 131 of the processor 130 that is configured to attach to the nonfunctional area 165 .
  • the surface 131 is a metalized surface (e.g., copper, etc.), or heat conduction surface, adapted to facilitate the conduction of heat away from the processor 130 .
  • the surface 131 can be a bare die surface.
  • FIG. 9 a side view of the solder balls 401 and the grid on the surface of the nonfunctional area 165 is shown.
  • the grid is implemented to prevent solder balls 401 from spreading and possibly detaching from the surface 131 of the processor 130 .
  • the “ridges” of the grid extend upwards approximately 20 to 30 microns from the surface of the area 165 .
  • the grid is implemented using a “solder-mask” material.
  • the solder mask material can be applied to the surface of the nonfunctional area 165 , and thereby implement the grid pattern, during the same manufacturing step as other solder mask features are implemented on the surface of the PCB 170 .
  • the material comprising the grid can be a polymer material as used in a typical SMOBC (solder mask over bare copper) process.
  • the grid can be implemented by etching the surface (e.g., copper) of the nonfunctional area 165 .
  • FIG. 10 shows a processor-memory device implementation in accordance with an alternative embodiment of the present invention.
  • a flip-chip configuration e.g., configuration A
  • a heat sink 1025 that is designed to attach to the processor 130 through an opening (e.g., hole) within a PCB 1070 .
  • the multi-configuration processor-memory device includes a heat spreader 1020 coupled to the memory components to conduct heat from the memory components independent of heat from the processor 130 .
  • the processor 130 is mounted on the substrate in a flip-chip configuration on a side of the substrate opposite the memory components.
  • the processor 130 includes a heat conduction surface configured for attaching to the heat sink 1025 .
  • the heat sink 1025 is configured to protrude through an opening of the 1070 and conduct heat from the processor 130 through the opening to a side of the PCB 1070 opposite the processor 130 device, thereby conducting heat away from the processor 130 in a manner independent of the memory components (which use the heat spreader 1020 ).
  • the surface of the processor is mounted to the heat sink 1025 as opposed to the nonfunctional area 165 of the common PCB interface 160 .
  • the electrical interconnections of the common PCB interface 160 would be disposed along the periphery of the opening within the PCB 1070 .
  • This embodiment provides the advantage of a very robust heat transfer device (e.g., heat sink 1025 ) coupled to the processor 130 .
  • a very robust heat transfer device e.g., heat sink 1025
  • the heat sink 1025 can optionally include a fan to increase airflow, thereby dissipating an even greater amount heat from the processor 130 .
  • embodiments of the present invention provide a multi-configuration processor-memory device having a standardized interface for coupling to a printed circuit board.
  • Embodiments of the present invention provide a solution that efficiently packages multiple integrated circuit components while maintaining cost effective packaging specifications. Additionally, embodiments of the present invention provide favorable yield and performance characteristics along with a small package footprint. High performance can be maintained since thermal dissipation from the memory components and the processor is decoupled, allowing higher clock speeds and more uniform heat dissipation. Additionally, the use of pre-tested prepackaged memory components increases yield of the device fabrication process.

Abstract

A Multi-configuration Processor-Memory device for coupling to a PCB (printed circuit board) interface. The device comprises a substrate that supports multiple configurations of memory components and a processor while having a single, common interface with a PCB interface of a printed circuit board. In a first configuration, the substrate supports a processor and a first number of memory components. In a second configuration, the substrate supports a processor and an additional number of memory components. The memory components can be pre-tested, packaged memory components mounted on the substrate. The processor can be a surface mounted processor die. Additionally, the processor can be mounted in a flip chip configuration, side-opposite the memory components. In the first configuration, a heat spreader can be mounted on the memory components and the processor to dissipate heat. In the second, flip chip, configuration, the processor face can be soldered onto a non-electrically functional area of the PCB interface of the printed circuit board to dissipate heat.

Description

  • This application is a Divisional Application of U.S. patent application Ser. No. 12/005,895 filed on Dec. 28, 2007, which is incorporated herein in its entirety.
  • FIELD OF THE INVENTION
  • The field of the present invention pertains to electronic integrated circuits. More particularly, the present invention relates to printed circuit board devices.
  • BACKGROUND OF THE INVENTION
  • Digital computer systems are being used today to perform a wide variety of tasks. Many different areas of business, industry, government, education, entertainment, and most recently, the home, are tapping into the enormous and rapidly growing list of applications developed for today's increasingly powerful computer devices.
  • Modern computer systems usually feature powerful digital processor integrated circuit devices. The processors are used to execute software instructions to implement complex functions, such as, for example, 3-D graphics applications, voice recognition, data visualization, and the like. The performance of many these applications is directly benefited by more powerful, more capable processors. Additionally, powerful modern computer systems have decreased in cost such that they are more available to an average user than ever before.
  • A primary characteristic of the increasing power of modern computer systems and their decreasing cost is the steady progress of integrated circuit device manufacturing technologies. Modern semiconductor manufacturing technologies lead to increasing levels of integration, increasing power, and decreasing cost of the computer devices (e.g., laptop computer systems, desktop computer systems, workstations, servers, etc.).
  • Computer system device manufacturers have discovered that compact size is a desirable market trait. Typically, the more compact a device is, the lower its costs of manufacture. Additionally, compact size (e.g., increasing integration) yields a number of other benefits, such as decreased power consumption and increased portability. Accordingly, a primary objective of many computer system device manufacturers is to reduce the form factor of a given device while maintaining, or even increasing, the performance of the device.
  • The objective of reducing computer system device form factor has led to several prior art integrated circuit packaging schemes. One prior art packaging scheme involves the implementation of multichip modules. A multichip module, or MCM, refers to a chip package that contains two or more “raw” chips closely connected with high-density lines, or signal traces embedded within, or on, the package. A raw chip generally refers to a semiconductor integrated circuit die without its associated packaging. The raw chips are typically mounted directly on or embedded within a base. A prior art MCM implementation saves space and can, in some cases, speed processing due to short leads between chips (e.g., in comparison to several discrete chips mounted conventionally on a printed circuit board). A ceramic base is typically used with chips wire bonded together (MCM-C) or with deposited thin film interconnects (MCM-D). MCMs have been mounted onto silicon substrates (MCM-S) and resin-based, laminated printed circuit boards (MCM-L), the latter, less-costly version evolving into the multichip package (MCP).
  • Another prior art packaging scheme involves the implementation of multichip packages. A multichip package, or MCP, refers to a chip package that contains two or more packaged chips, as opposed to raw chips. It is essentially an MCM that uses a laminated, printed circuit board-like substrate (MCM-L) rather than ceramic (MCM-C).
  • However, there are a number of problems with the above prior art packaging implementations. With both MCMs and MCPs, it is very difficult to route signal traces through the base or the substrate. For example, modern processor integrated circuit dies can have 500 or more interconnects which need to be coupled and routed through the substrate. In an MCM or MCP having a number of such dies, the routing problem can be very substantial.
  • Other problems arise from the increasing complexity forced upon the design of the substrate. The routing problem causes the design of the substrate to be much more complex. For example, to route thousands of different traces, many substrates are implemented in multiple layers and implement signal traces in a tightly packed manner, which can, in turn, cause another set of problems (e.g., crosstalk, uneven path delay, etc.). Additionally, highly complex substrates are difficult to manufacture. For example, high-performance MCMs mounting multiple chips have very tight manufacturing tolerances. The tight tolerances decrease the yield and reliability of the MCM. This increases the cost of the resulting computer system device. Another factor that increases cost is the use of raw chips. The raw chips must typically be mounted on the substrate and the device essentially finished prior to testing. Thus, it is difficult to detect defective dies prior to device completion. This reduces the overall yield of the device fabrication process.
  • Another problem with prior art MCM and MCP packaging implementations is the fact that with compactly packaged MCM/MCP devices, it becomes very difficult to manage heat dissipation. It is more difficult to effectively remove heat from the multiple chips. Additionally, the device can be thermally unbalanced wherein heat can spread from “hot” components to “cool” components, affecting their performance and reliability. Also, substrates and ceramic bases of devices are not a very good heat conductors. Consequently, prior art MCM/MCP devices can require complex heat sink apparatuses to maintain high performance levels. Most of the waste heat is required to transfer into the ambient air (e.g., requiring heat pipes, high air flow, noisy fans, etc.). As component packaging density increases and clock speed increases, the thermal energy that must be dissipated also increases. To maintain high-performance, a stable operating temperature must maintained. Accordingly, high performance prior art MCM/MCP devices must be configured for use with elaborate heat dissipation devices (e.g., heat sink fans, liquid cooling, heat spreaders, etc.). This increases the size of the overall package and can counteract a primary benefit of using an MCM/MCP design.
  • Thus, what is required is a solution that efficiently packages multiple integrated circuit components while maintaining cost effective packaging specifications. What is required is a solution that evidences favorable yield and performance characteristics along with a small package footprint.
  • SUMMARY OF THE INVENTION
  • Embodiments of the present invention provide a multi-configuration processor-memory device having a standardized interface for coupling to a printed circuit board. Embodiments of the present invention provide a solution that efficiently packages multiple integrated circuit components while maintaining cost effective packaging specifications. Additionally, embodiments of the present invention provide favorable yield and performance characteristics along with a small package footprint.
  • In one embodiment, the present invention is implemented as a Multi-configuration Processor-Memory device for coupling to a PCB interface of a printed circuit board. The device comprises a substrate that supports multiple configurations of memory components and a processor while having a single, common interface for connecting to an interface area of a printed circuit board (e.g., in one embodiment, a solder pad array disposed on the surface of the printed circuit board). In a first configuration, the substrate supports a processor and a first number of memory components. In a second configuration, the substrate supports a processor and an additional number of memory components (e.g., four or more memory chips). The memory components can be pre-tested, packaged memory components mounted on the substrate. The processor can be a surface mounted (or wire bonded) processor die. Additionally, the processor can be mounted in a flip chip configuration, side-opposite the memory components. In the first configuration (processor and memory components on the same side of the substrate), a heat spreader can be mounted on the memory components and the processor to dissipate heat. In the second, flip chip, configuration (processor and memory components on opposite sides of the substrate), the processor face can be soldered onto a non-electrically functional area of the PCB interface of the printed circuit board to dissipate heat and on the opposite side a heat spreader would simply dissipate heat for the memory components only.
  • In one embodiment, depending upon the specific configuration, the processor can be a GPU (graphics processing unit) and the memory components can be DDR (double data rate) memory components. The GPU can be a bare die mounted on the substrate, while the memory components are pretested, packaged memory components mounted on the substrate.
  • In another embodiment, the multi-configuration processor-memory device includes a heat spreader coupled to the memory components to conduct heat from the memory components independent of heat from a GPU. The GPU is mounted on the substrate in a flip chip configuration on a side of the substrate opposite the memory components. In this embodiment, the GPU includes a heat conduction surface configured for attaching to a heat sink, wherein the heat sink is configured to protrude through an opening of the printed circuit board and conduct heat from the GPU through the opening to a side of the printed circuit board opposite the GPU device, thereby providing a robust heat conduction path for the GPU that is independent of the heat spreader of the memory components.
  • In this manner, embodiments of the present invention implement a processor-memory device having a compact size and small form factor, resulting in lower manufacturing cost and much smaller application footprint. High-performance can be maintained since thermal dissipation from the memory components and the processor is decoupled, allowing higher clock speeds and more uniform heat dissipation. Additionally, the use of pre-tested, prepackaged memory components increases yield of the device fabrication process.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
  • FIG. 1 shows a first configuration and a second configuration of a processor-memory device in accordance with one embodiment of the present invention.
  • FIG. 2 shows a side view of the first configuration (configuration A) and the second configuration (configuration B) of the multi-configuration processor-memory device in accordance with one embodiment of the present invention.
  • FIG. 3A shows a side view of the substrate of configuration B with respect to the common PCB interface of a PCB (printed circuit board) in accordance with one embodiment of the present invention.
  • FIG. 3B shows a top down view of the common PCB interface in accordance with one embodiment of the present invention.
  • FIG. 4 shows a close-up side view of the solder interconnections between substrate and the common PCB interface in accordance with one embodiment of the present invention.
  • FIG. 5A shows a first side view of the solder interactions between the substrate, the flip-chip mounted processor, and the common PCB interface in accordance with one embodiment of the present invention.
  • FIG. 5B shows a second side view of a PCB showing the relationship between a plurality of solder paste depositions and a plurality of solder balls in accordance with one embodiment of the present invention.
  • FIG. 6 shows a side view of an alternative embodiment wherein the solder balls are used for electrical interconnections and wherein an adhesive layer is used to attach the processor to the nonfunctional area of the common PCB interface.
  • FIG. 7 shows the solder pads of the nonfunctional area of the common PCB interface disposed in a grid-like fashion in accordance with one embodiment of the present invention.
  • FIG. 8 shows a side view of the grid on the surface of the nonfunctional area in accordance with one embodiment of the present invention.
  • FIG. 9 shows a side view of the solder balls and the grid on the surface of the nonfunctional area in accordance with one embodiment of the present invention.
  • FIG. 10 shows a processor-memory device implementation in accordance with an alternative embodiment of the present invention, wherein a flip-chip configuration of the processor-memory device is mounted to a heat sink that is designed to attach to the processor through an opening within a PCB.
  • DETAILED DESCRIPTION OF THE INVENTION
  • Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of embodiments of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be recognized by one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the embodiments of the present invention.
  • Embodiments of the present invention provided a multi-configuration processor-memory device having a standardized interface for coupling to a printed circuit board. Embodiments of the present invention provide a solution that efficiently packages multiple integrated circuit components while maintaining cost effective packaging specifications. Additionally, embodiments of the present invention provide favorable yield and performance characteristics along with a small package footprint.
  • FIG. 1 shows a first configuration and a second configuration of a processor-memory device in accordance with one embodiment of the present invention. As shown in FIG. 1, the first configuration, configuration A, includes a processor 130 and a plurality of memory components 121-124 mounted on a substrate 110. The second configuration, configuration B, includes a processor 150 and a plurality of memory components 141-142 mounted on a substrate 120. Configuration A and configuration B are both designed to mount on a common PCB interface 160.
  • Referring still FIG. 1, embodiments of the present invention are designed to utilize a configurable substrate that is adapted to support multiple combinations and mounting configurations of processors and memory components while still maintaining a common interface to, for example, an interface area of a printed circuit board (e.g., motherboard, etc.). As shown in FIG. 1, configuration A has four memory components 121-124 and a single processor 130. Configuration B has 2 memory components 141-142 and a single processor 150. Both configurations utilize a common substrate interface that is designed to couple to the common PCB interface 160. It should be noted that embodiments can be configured to support other combinations of memory components and processor (e.g., one processor and one memory component, eight memory components, 16 memory components, etc.).
  • In one embodiment, the memory components 121-124 and 141-142 are prepackaged memory components. As used herein, prepackaged memory components refer to memory components that are not bare dies, or raw chips. The memory components are packaged in the conventional fashion and are tested prior to being mounted on the substrate 110 or the substrate 120. The use of prepackaged pre-tested memory components increases the yield of the overall device fabrication process in comparison to prior art MCM or MCP devices, which utilize raw chips. Additionally, the use of prepackaged memory components simplifies their acquisition process. For example: prepackaged memory components can be purchased from a greater number of vendors, providing better flexibility with respect to price and/or quality.
  • In the configuration A and B embodiments shown in FIG. 1, the memory components are surface mounted on the substrate 110 or 120. In configuration B, the processor 150 is surface mounted on the substrate 120 along with the memory components. In configuration A, the processor 130 is mounted on the substrate 110 in a flip-chip configuration, as shown by the dotted lines showing the outline of the processor 130.
  • In one embodiment, the processors 130 and 140 are GPUs (graphics processor units). In other embodiments, the processors 130 and 140 are other types of processors, such as, for example, DSPs (digital signal processors), CPUs (central processing units), or the like. Similarly, in one embodiment, the memory components 121-124 and 141-142 are DDR memory components. In other embodiments, the memory components 121-124 and 141-142 are other types of memory components, such as, for example, RDRAM memory components, SDRAM memory components, or the like.
  • FIG. 2 shows a side view of configuration A and B of the multi-configuration processor-memory device in accordance with one embodiment of the present invention. As shown in FIG. 2, in configuration B, the processor 150 is surface mounted on the same side of the substrate 120. In configuration A, the processor 130 is mounted on the substrate 110 in a flip-chip configuration. In configuration A, the memory components 121-124 are surface mounted on the substrate while the processor 130 is flip-chip mounted on the side of the substrate opposite the memory components.
  • The flip-chip mounting of the processor 130 in configuration A provides an increased component density and smaller form factor. By flip-chip mounting the processor 130 on the side opposite the memory components, an additional number of memory components can be included within the same form factor. Similarly, for a given number of components, a smaller form factor can be implemented, having a smaller application footprint. The smaller form factor and increased component density leads to reduced manufacturing costs. Additionally, the flip chip configuration of the processor 130 simplifies the signal trace routing implementation for the substrate.
  • The flip-chip mounting of the processor 130 in configuration A allows the processor 130 to be cooled independently of the memory components 121-124. For example, the memory components 121-124 can be coupled to their own respective heat spreader or heat sink device. The processor 130 on the opposite side of the substrate 110 can utilize its own heat dissipation mechanism. This feature described in greater detail in FIG. 5A below.
  • FIG. 3A shows a side view of the substrate 120 of configuration B with respect to the common PCB interface 160 of a PCB (printed circuit board) 170. As described above, both configurations of the processor-memory device of the present embodiment include an interface designed to couple to the common PCB interface 160. The common PCB interface 160 functions by providing the electrical interconnection to the PCB 170. The attachment between the interface of substrate 120 and the common PCB interface 160 is typically implemented using solder. The common PCB interface can comprise a solder pad array for accepting solder interconnections with the substrate 120.
  • It should be noted that in this embodiment, the common PCB interface 160 is shown being generally flush with, or the same height as, the surface of the PCB 170. In other embodiments, the common PCB interface 160 can be at a different height than the surface of the PCB 170, for example, slightly raised with respect to the surface of the PCB 170 as shown in FIG. 5A and FIG. 6 below.
  • FIG. 3B shows a top down view of the common PCB interface 160 in accordance with one embodiment of the present invention. As shown in FIG. 3B, the common PCB interface 160 includes a solder pad array for accepting a plurality of solder interconnections (e.g., hundreds of interconnections) of the processor-memory device. In this embodiment, the common PCB interface 160 includes a nonfunctional area 165 located at the center of the solder pad array. The nonfunctional area 165 refers to the fact that there are no solder pad interconnections in this area which are electrically active or used by components on the PCB 170.
  • FIG. 4 shows a close-up side view of the solder interconnections between substrate 120 and the common PCB interface 160 of the PCB 170 in accordance with one embodiment of the present invention. As known by those skilled in the art, a plurality of solder interconnections 401 (e.g., solder balls 401) are used to couple the interface of substrate 120 to the solder pads of the common PCB interface 160. Once the solder interconnections are made, there remains a discrete distance 410 between the substrate 120 and the common PCB interface 160. In a typical implementation, the distance 410 is approximately 500 microns. This distance is sufficient to accommodate a flip chip mounted processor configuration as shown below in FIG. 5A.
  • FIG. 5A shows a side view of the solder interactions between the substrate 110, the flip-chip mounted processor 130, and the common PCB interface 160 in accordance with one embodiment of the present invention. FIG. 5A shows the solder interconnection of a configuration A embodiment of the processor-memory device.
  • In this embodiment, the plurality of solder balls 401 are used to connect the interface of the substrate 110 to the common PCB interface 160 in a manner similar to the connection between substrate 120 and common PCB interface 160 described above in FIG. 4. However, in addition to the solder balls 401 implementing electrical interconnections between the interface and the common PCB interface 160, a solder paste deposition (e.g., shown in greater detail in FIG. 5B below) also attaches the surface of the processor 130 to the nonfunctional area 165 of the common PCB interface 160. In this embodiment, the surface of the processor 130 is soldered directly to the nonfunctional area 165 to provide a heat conduction path, thereby enabling heat to be conducted directly away from the processor 130 into the common PCB interface 160 and the PCB 170.
  • In this manner, a surface of the processor 130 is configured for an attachment to the PCB interface 160 of the print circuit board in order to conduct heat from the processor through the attachment. In this embodiment, the attachment is a solder attachment. The distance 410 (e.g., approximately 500 microns) provides more than sufficient room between the interface of the substrate 110 and the PCB interface 160 for the flip-chip mounted processor 130, since the processor typically protrudes from the surface of the substrate 110 by approximately 350 microns.
  • The solder attachment shown in FIG. 5A allows the re-flowed solder paste to conduct most of the heat from the processor 130 directly into the PCB 170. This provides a heat conduction path for the processor 130 independent of the memory components. The independent heat conduction paths thermally decouple the memory components from processor allowing separate heat dissipation paths, therefore resulting in more uniformly controlled low junction temperatures in all the mounted integrated circuit devices. Additionally, the PCB interface 160 is shown in FIG. 5A and FIG. 6 as being slightly raised above the surface of the PCB 170, in comparison to the flush, co-planar arrangement depicted in FIG. 3A.
  • FIG. 5B shows a side view of the PCB 170 showing the relationship between a plurality of solder paste depositions 502 and the solder balls 401 in accordance with one embodiment of the present invention. In the embodiment depicted in FIG. 5B, solder paste depositions 502 are used to implement the attachment to the processor 130. Upon re-flow, the solder attachment shown in FIG. 5A is created from the solder paste depositions 502. In one embodiment, the solder balls 401 are typically standard size 0.63 mm solder balls. The FIG. 5B embodiment also shows a plurality of thermal vias 501 embedded within the PCB 501 to conduct heat away from the attachment to the processor 130.
  • FIG. 6 shows a side view of an alternative embodiment wherein the solder balls 401 are used for electrical interconnections and wherein an adhesive layer 601 is used to attach the processor 130 to the nonfunctional area 165 of the common PCB interface 160. The embodiment depicted in FIG. 6 is substantially similar to the embodiment shown in FIG. 5A, except a thermal adhesive layer 601 is used to attach a surface of the processor 130 and thereby implement a heat conduction path, as opposed to solder. As with the embodiment shown in FIG. 5A, the thermal adhesive layer 601 provides the independent heat conduction path for the processor 130.
  • FIG. 7, FIG. 8, and FIG. 9 show more detailed views of the nonfunctional area 165 of the common PCB interface 160 in accordance with one embodiment of the present invention. As depicted in FIG. 7, the solder pads of the nonfunctional area 165 are disposed in a grid-like fashion. In this embodiment, the grid is implemented to prevent the solder balls 401, used to connect the surface of the processor 130, from spreading and possibly detaching from the surface of the processor 401.
  • Referring to FIG. 8, a side view of the grid on the surface of the nonfunctional area 165 is shown. FIG. 8 also shows a surface 131 of the processor 130 that is configured to attach to the nonfunctional area 165. In one embodiment, the surface 131 is a metalized surface (e.g., copper, etc.), or heat conduction surface, adapted to facilitate the conduction of heat away from the processor 130. Alternatively, the surface 131 can be a bare die surface.
  • Referring to FIG. 9, a side view of the solder balls 401 and the grid on the surface of the nonfunctional area 165 is shown. As described above, the grid is implemented to prevent solder balls 401 from spreading and possibly detaching from the surface 131 of the processor 130. The “ridges” of the grid extend upwards approximately 20 to 30 microns from the surface of the area 165.
  • In one embodiment, the grid is implemented using a “solder-mask” material. The solder mask material can be applied to the surface of the nonfunctional area 165, and thereby implement the grid pattern, during the same manufacturing step as other solder mask features are implemented on the surface of the PCB 170. The material comprising the grid can be a polymer material as used in a typical SMOBC (solder mask over bare copper) process. Alternatively, in another embodiment, the grid can be implemented by etching the surface (e.g., copper) of the nonfunctional area 165.
  • FIG. 10 shows a processor-memory device implementation in accordance with an alternative embodiment of the present invention. In this embodiment, a flip-chip configuration (e.g., configuration A) of the processor-memory device is mounted to a heat sink 1025 that is designed to attach to the processor 130 through an opening (e.g., hole) within a PCB 1070.
  • In this embodiment, the multi-configuration processor-memory device includes a heat spreader 1020 coupled to the memory components to conduct heat from the memory components independent of heat from the processor 130. The processor 130 is mounted on the substrate in a flip-chip configuration on a side of the substrate opposite the memory components. In this embodiment, the processor 130 includes a heat conduction surface configured for attaching to the heat sink 1025. The heat sink 1025 is configured to protrude through an opening of the 1070 and conduct heat from the processor 130 through the opening to a side of the PCB 1070 opposite the processor 130 device, thereby conducting heat away from the processor 130 in a manner independent of the memory components (which use the heat spreader 1020). The surface of the processor is mounted to the heat sink 1025 as opposed to the nonfunctional area 165 of the common PCB interface 160. The electrical interconnections of the common PCB interface 160 would be disposed along the periphery of the opening within the PCB 1070.
  • This embodiment provides the advantage of a very robust heat transfer device (e.g., heat sink 1025) coupled to the processor 130. This allows the processor 130 to generate a much greater amount heat than otherwise possible, thereby allowing higher clock speeds, greater performance, and the like. The heat sink 1025 can optionally include a fan to increase airflow, thereby dissipating an even greater amount heat from the processor 130.
  • Thus, embodiments of the present invention provide a multi-configuration processor-memory device having a standardized interface for coupling to a printed circuit board. Embodiments of the present invention provide a solution that efficiently packages multiple integrated circuit components while maintaining cost effective packaging specifications. Additionally, embodiments of the present invention provide favorable yield and performance characteristics along with a small package footprint. High performance can be maintained since thermal dissipation from the memory components and the processor is decoupled, allowing higher clock speeds and more uniform heat dissipation. Additionally, the use of pre-tested prepackaged memory components increases yield of the device fabrication process.
  • The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.

Claims (28)

1. A Multi-configuration Processor-Memory device for coupling to a PCB (printed circuit board) interface of a printed circuit board comprising:
a substrate having a first configuration and a second configuration, wherein the substrate is configured for mounting a processor and a first number of memory components in the first configuration, and mounting the processor and an additional number of memory components in the second configuration; and
an interface built into the substrate for coupling to a PCB interface of a printed circuit board.
2. The device of claim 1 wherein the memory components and the processor are surface mounted on the substrate.
3. The device of claim 1 wherein the processor is mounted on the substrate in a flip chip configuration.
4. The device of claim 3 wherein the processor is mounted on the substrate in a flip chip configuration on an opposite side of the substrate mounting the memory components.
5. The device of claim 1 wherein the processor is a GPU (graphics processor unit).
6. The device of claim 1 wherein the memory components are DDR (double data rate) memory components.
7. The device of claim 6 wherein the memory components are packaged memory components.
8. The device of claim 1 wherein the processor is mounted on the substrate in a flip chip configuration on the same side of the substrate as the interface.
9. The device of claim 8 wherein a surface of the processor is configured for an attachment to an area of the PCB interface of the printed circuit board to conduct heat from the processor through the attachment.
10. The device of claim 9 wherein the attachment is a solder attachment.
11. The device of claim 9 wherein the attachment is an adhesive attachment.
12. The device of claim 1 wherein the memory components are configured to receive a heat spreader to conduct heat from the memory components.
13. The device of claim 1 wherein the first number of memory components of the first configuration is two memory components and the second number of memory components of the second configuration is at least four memory components.
14. A Multi-configuration GPU (graphics processor unit) package for coupling to a PCB (printed circuit board) interface of a printed circuit board comprising:
a substrate having a first configuration and a second configuration, wherein the substrate is configured for mounting a GPU and a first number of memory components in the first configuration, and mounting the GPU and an additional number of memory components in the second configuration; and
a common interface built into the substrate for coupling to a PCB interface of a printed circuit board, wherein the common interface is configured to provide a standardized interconnection to the PCB interface for both the first configuration and the second configuration.
15. The package of claim 14 wherein the GPU is mounted on the substrate in a flip chip configuration on a side of the substrate opposite the memory components, and wherein the GPU includes a heat conduction surface configured for an attachment to the PCB interface of the printed circuit board for conducting heat from the GPU through the attachment.
16. The package of claim 15 wherein the GPU is mounted on the substrate coplanar with a solder ball plane of the common interface to implement the attachment to the PCB interface of the printed circuit court.
17. The package of claim 15 wherein the attachment is implemented using solder.
18. The package of claim 15 wherein the attachment is implemented using adhesive.
19. The device of claim 15 wherein the memory components are surface mounted on the substrate.
20. The device of claim 15 wherein the memory components are packaged DDR (double data rate) memory components.
21. The device of claim 15 wherein the memory components are configured to receive a heat spreader to conduct heat from the memory components.
22. The device of claim 15 wherein the socket includes a non-electrically-functional area for implementing the attachment to the heat conduction surface of the GPU and wherein the nonfunctional area has a grid disposed thereon to accept a plurality of solder balls to implement the attachment.
23. The device of claim 22 wherein the grid is comprised of a soldermask material deposited using an SMOBC (solder mask over bare copper) process.
24. The device of claim 22 wherein the grid is comprised of a metallic material formed using an etching process.
25. A Multi-configuration GPU (graphics processor unit) device for coupling to a printed circuit board comprising:
a substrate having a first configuration and a second configuration, wherein the substrate is configured for mounting a GPU and a first number of memory components in the first configuration, and mounting the GPU and an additional number of memory components in the second configuration;
a common interface built into the substrate for coupling to a PCB (printed circuit board) interface of a printed circuit board, wherein the common interface is configured to provide a standardized interconnection to the PCB interface for both the first configuration and the second configuration; and
a heat spreader coupled to the memory components to conduct heat from the memory components independent of heat from the GPU.
26. The package of claim 25 wherein the GPU is mounted on the substrate in a flip chip configuration on a side of the substrate opposite the memory components, and wherein the GPU includes a heat conduction surface configured for attaching to a heat sink, wherein the heat sink is configured to protrude through an opening of the printed circuit board and conduct heat from the GPU through the opening to a side of the printed circuit board opposite the GPU device.
27. The device of claim 25 wherein the memory components are surface mounted on the substrate.
28. The device of claim 25 wherein the memory components are packaged DDR (double data rate) memory components.
US12/650,993 2002-07-16 2009-12-31 multi-configuration processor-memory substrate device Abandoned US20100103605A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/650,993 US20100103605A1 (en) 2002-07-16 2009-12-31 multi-configuration processor-memory substrate device

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/197,385 US8837161B2 (en) 2002-07-16 2002-07-16 Multi-configuration processor-memory substrate device
US12/005,895 US8264851B2 (en) 2002-07-16 2007-12-28 Multi-configuration processor-memory substrate device
US12/650,993 US20100103605A1 (en) 2002-07-16 2009-12-31 multi-configuration processor-memory substrate device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/005,895 Division US8264851B2 (en) 2002-07-16 2007-12-28 Multi-configuration processor-memory substrate device

Publications (1)

Publication Number Publication Date
US20100103605A1 true US20100103605A1 (en) 2010-04-29

Family

ID=30115136

Family Applications (5)

Application Number Title Priority Date Filing Date
US10/197,385 Expired - Lifetime US8837161B2 (en) 2002-07-16 2002-07-16 Multi-configuration processor-memory substrate device
US12/005,895 Expired - Lifetime US8264851B2 (en) 2002-07-16 2007-12-28 Multi-configuration processor-memory substrate device
US12/005,818 Expired - Lifetime US8482120B2 (en) 2002-07-16 2007-12-28 Combined heat sink multi-configuration processor memory substrate device
US12/650,406 Abandoned US20100103604A1 (en) 2002-07-16 2009-12-30 Multi-configuration processor-memory substrate device
US12/650,993 Abandoned US20100103605A1 (en) 2002-07-16 2009-12-31 multi-configuration processor-memory substrate device

Family Applications Before (4)

Application Number Title Priority Date Filing Date
US10/197,385 Expired - Lifetime US8837161B2 (en) 2002-07-16 2002-07-16 Multi-configuration processor-memory substrate device
US12/005,895 Expired - Lifetime US8264851B2 (en) 2002-07-16 2007-12-28 Multi-configuration processor-memory substrate device
US12/005,818 Expired - Lifetime US8482120B2 (en) 2002-07-16 2007-12-28 Combined heat sink multi-configuration processor memory substrate device
US12/650,406 Abandoned US20100103604A1 (en) 2002-07-16 2009-12-30 Multi-configuration processor-memory substrate device

Country Status (5)

Country Link
US (5) US8837161B2 (en)
CN (1) CN100380657C (en)
AU (1) AU2003256563A1 (en)
HK (1) HK1076199A1 (en)
WO (1) WO2004008817A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017023257A1 (en) * 2015-07-31 2017-02-09 Hewlett Packard Enterprise Development Lp Multi-chip module
US10367284B2 (en) 2015-07-27 2019-07-30 Hewlett Packard Enterprise Development Lp Socket to support boards in a spaced relation

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6908314B2 (en) * 2003-07-15 2005-06-21 Alcatel Tailored interconnect module
US6867124B1 (en) * 2003-12-04 2005-03-15 Intel Corporation Integrated circuit packaging design and method
DE102004041027B4 (en) * 2004-08-25 2007-01-18 Infineon Technologies Ag memory module
US7598958B1 (en) * 2004-11-17 2009-10-06 Nvidia Corporation Multi-chip graphics processing unit apparatus, system, and method
US7633505B1 (en) 2004-11-17 2009-12-15 Nvidia Corporation Apparatus, system, and method for joint processing in graphics processing units
US7212408B2 (en) * 2004-12-28 2007-05-01 Intel Corporation Multi-slot socket for mounting integrated circuits on circuit board
JP2006287080A (en) * 2005-04-04 2006-10-19 Hitachi Ltd Memory module
TWI264983B (en) * 2005-07-27 2006-10-21 Asustek Comp Inc Interface card with a control chip
US7539034B2 (en) * 2007-02-01 2009-05-26 Qimonda North America Corp. Memory configured on a common substrate
WO2008143675A1 (en) * 2007-05-23 2008-11-27 Texas Instruments Incorporated Packaged system of semiconductor chips having a semiconductor interposer
GB2459751A (en) * 2008-05-06 2009-11-11 Ibm Self contained memory subsystem
US8097956B2 (en) 2009-03-12 2012-01-17 Apple Inc. Flexible packaging for chip-on-chip and package-on-package technologies
KR101599283B1 (en) * 2009-06-23 2016-03-04 삼성전자주식회사 Audio and video reproduction apparatus having main board on which surface mount type connectors are mounted
WO2011017202A2 (en) 2009-08-06 2011-02-10 Rambus Inc. Packaged semiconductor device for high performance memory and logic
CN202276549U (en) * 2011-09-26 2012-06-13 番禺得意精密电子工业有限公司 Electric connection component
TWI504852B (en) * 2012-09-07 2015-10-21 Compal Electronics Inc Thermal dissipating module
KR101950976B1 (en) 2012-10-25 2019-02-25 에스케이하이닉스 주식회사 Semiconductor package
KR101934581B1 (en) 2012-11-02 2019-01-02 에스케이하이닉스 주식회사 Semiconductor package
CN103809708A (en) * 2012-11-07 2014-05-21 辉达公司 Panel electronic device, auxiliary heat dissipating device of panel electronic device and assembly of panel electronic device and auxiliary heat dissipating device
CN104022085B (en) * 2013-03-01 2019-04-09 超威半导体(上海)有限公司 A kind of substrate
KR102127772B1 (en) * 2013-05-16 2020-06-29 삼성전자주식회사 Semiconductor package having heat spreader and method of forming the same
US20150015269A1 (en) * 2013-07-11 2015-01-15 Nvidia Corporation Detection of mis-soldered circuits by signal echo characteristics
KR102144367B1 (en) * 2013-10-22 2020-08-14 삼성전자주식회사 Semiconductor package and method of fabricating the same
US9331058B2 (en) * 2013-12-05 2016-05-03 Apple Inc. Package with SoC and integrated memory
US9190399B2 (en) 2014-03-06 2015-11-17 International Business Machines Corporation Thermally enhanced three-dimensional integrated circuit package
WO2015151292A1 (en) * 2014-04-04 2015-10-08 三菱電機株式会社 Printed wire board unit
CN105991194A (en) * 2015-02-12 2016-10-05 中兴通讯股份有限公司 Optical module heat radiation structure and communication device
WO2017082927A1 (en) * 2015-11-13 2017-05-18 Intel Corporation Electronic assembly that includes a substrate bridge
WO2017111903A1 (en) * 2015-12-21 2017-06-29 Intel Corporation Integrating system in package (sip) with input/output (io) board for platform miniaturization
CN105956659B (en) * 2016-05-11 2019-11-22 北京比特大陆科技有限公司 Data processing equipment and system, server
US10091904B2 (en) * 2016-07-22 2018-10-02 Intel Corporation Storage sled for data center
US10153261B2 (en) 2017-04-03 2018-12-11 Cisco Technology, Inc. Cooling system for high power application specific integrated circuit with embedded high bandwidth memory
KR20190056190A (en) 2017-11-16 2019-05-24 에스케이하이닉스 주식회사 Semiconductor package with thermal transfer plate and method manufacturing the same
US11769752B2 (en) * 2020-07-24 2023-09-26 Micron Technology, Inc. Stacked semiconductor die assemblies with substrate heat sinks and associated systems and methods
JP2022047385A (en) * 2020-09-11 2022-03-24 キオクシア株式会社 Printed wiring board and memory system
US20220210942A1 (en) * 2020-12-25 2022-06-30 Denso Corporation Electronic device

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5642262A (en) * 1995-02-23 1997-06-24 Altera Corporation High-density programmable logic device in a multi-chip module package with improved interconnect scheme
US5710733A (en) * 1996-01-22 1998-01-20 Silicon Graphics, Inc. Processor-inclusive memory module
US5742477A (en) * 1995-07-06 1998-04-21 Nec Corporation Multi-chip module
US5742577A (en) * 1992-02-07 1998-04-21 Sony Corporation Prism has a plurality of reflective regions each with a predetermined phase difference
US5941447A (en) * 1996-11-22 1999-08-24 Ma Laboratories, Inc. Manufacturing method for a processor module with dual-bank SRAM cache having shared capacitors
US5974493A (en) * 1996-02-26 1999-10-26 Mitsubishi Denki Kabushiki Kaisha Microcomputer with processor bus having smaller width than memory bus
US6008538A (en) * 1996-10-08 1999-12-28 Micron Technology, Inc. Method and apparatus providing redundancy for fabricating highly reliable memory modules
US6115278A (en) * 1999-02-09 2000-09-05 Silicon Graphics, Inc. Memory system with switching for data isolation
US6209075B1 (en) * 1997-04-29 2001-03-27 Ati Technologies, Inc. Method and apparatus for extending memory of an integrated circuit
US6243272B1 (en) * 1999-06-18 2001-06-05 Intel Corporation Method and apparatus for interconnecting multiple devices on a circuit board
US6285558B1 (en) * 1998-09-25 2001-09-04 Intelect Communications, Inc. Microprocessor subsystem module for PCB bottom-side BGA installation
US6301121B1 (en) * 1999-04-05 2001-10-09 Paul T. Lin Direct-chip-attach (DCA) multiple chip module (MCM) with repair-chip ready site to simplify assembling and testing process
US6365962B1 (en) * 2000-03-29 2002-04-02 Intel Corporation Flip-chip on flex for high performance packaging applications
US20020066956A1 (en) * 2000-12-01 2002-06-06 Kabushiki Kaisha Toshiba Electronic circuit device and hybrid integrated circuit with an asic and an FPGA
US6528735B1 (en) * 2001-09-07 2003-03-04 International Business Machines Corporation Substrate design of a chip using a generic substrate design
US6545895B1 (en) * 2002-04-22 2003-04-08 High Connection Density, Inc. High capacity SDRAM memory module with stacked printed circuit boards
US6580611B1 (en) * 2001-12-21 2003-06-17 Intel Corporation Dual-sided heat removal system
US6677668B1 (en) * 1998-01-13 2004-01-13 Paul T. Lin Configuration for testing a substrate mounted with a most performance-demanding integrated circuit

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6424034B1 (en) * 1998-08-31 2002-07-23 Micron Technology, Inc. High performance packaging for microprocessors and DRAM chips which minimizes timing skews
US5978281A (en) * 1999-01-04 1999-11-02 International Business Machines Corporation Method and apparatus for preventing postamble corruption within a memory system
US6680212B2 (en) * 2000-12-22 2004-01-20 Lucent Technologies Inc Method of testing and constructing monolithic multi-chip modules
US6882546B2 (en) * 2001-10-03 2005-04-19 Formfactor, Inc. Multiple die interconnect system
US7881944B2 (en) * 2002-05-20 2011-02-01 Microsoft Corporation Automatic feedback and player denial

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5742577A (en) * 1992-02-07 1998-04-21 Sony Corporation Prism has a plurality of reflective regions each with a predetermined phase difference
US5642262A (en) * 1995-02-23 1997-06-24 Altera Corporation High-density programmable logic device in a multi-chip module package with improved interconnect scheme
US5742477A (en) * 1995-07-06 1998-04-21 Nec Corporation Multi-chip module
US5710733A (en) * 1996-01-22 1998-01-20 Silicon Graphics, Inc. Processor-inclusive memory module
US5999437A (en) * 1996-01-22 1999-12-07 Silicon Graphics, Inc. Processor-inclusive memory module
US5974493A (en) * 1996-02-26 1999-10-26 Mitsubishi Denki Kabushiki Kaisha Microcomputer with processor bus having smaller width than memory bus
US6008538A (en) * 1996-10-08 1999-12-28 Micron Technology, Inc. Method and apparatus providing redundancy for fabricating highly reliable memory modules
US5941447A (en) * 1996-11-22 1999-08-24 Ma Laboratories, Inc. Manufacturing method for a processor module with dual-bank SRAM cache having shared capacitors
US6209075B1 (en) * 1997-04-29 2001-03-27 Ati Technologies, Inc. Method and apparatus for extending memory of an integrated circuit
US6677668B1 (en) * 1998-01-13 2004-01-13 Paul T. Lin Configuration for testing a substrate mounted with a most performance-demanding integrated circuit
US6285558B1 (en) * 1998-09-25 2001-09-04 Intelect Communications, Inc. Microprocessor subsystem module for PCB bottom-side BGA installation
US6115278A (en) * 1999-02-09 2000-09-05 Silicon Graphics, Inc. Memory system with switching for data isolation
US6301121B1 (en) * 1999-04-05 2001-10-09 Paul T. Lin Direct-chip-attach (DCA) multiple chip module (MCM) with repair-chip ready site to simplify assembling and testing process
US6243272B1 (en) * 1999-06-18 2001-06-05 Intel Corporation Method and apparatus for interconnecting multiple devices on a circuit board
US6365962B1 (en) * 2000-03-29 2002-04-02 Intel Corporation Flip-chip on flex for high performance packaging applications
US20020066956A1 (en) * 2000-12-01 2002-06-06 Kabushiki Kaisha Toshiba Electronic circuit device and hybrid integrated circuit with an asic and an FPGA
US6528735B1 (en) * 2001-09-07 2003-03-04 International Business Machines Corporation Substrate design of a chip using a generic substrate design
US6580611B1 (en) * 2001-12-21 2003-06-17 Intel Corporation Dual-sided heat removal system
US6545895B1 (en) * 2002-04-22 2003-04-08 High Connection Density, Inc. High capacity SDRAM memory module with stacked printed circuit boards

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10367284B2 (en) 2015-07-27 2019-07-30 Hewlett Packard Enterprise Development Lp Socket to support boards in a spaced relation
WO2017023257A1 (en) * 2015-07-31 2017-02-09 Hewlett Packard Enterprise Development Lp Multi-chip module
CN107534029A (en) * 2015-07-31 2018-01-02 慧与发展有限责任合伙企业 Multi-chip module
US10386590B2 (en) 2015-07-31 2019-08-20 Hewlett Packard Enterprise Development Lp Multi-chip module

Also Published As

Publication number Publication date
US20040012934A1 (en) 2004-01-22
WO2004008817A2 (en) 2004-01-22
CN100380657C (en) 2008-04-09
US20080106860A1 (en) 2008-05-08
US8264851B2 (en) 2012-09-11
AU2003256563A1 (en) 2004-02-02
WO2004008817A3 (en) 2004-04-29
US8837161B2 (en) 2014-09-16
HK1076199A1 (en) 2006-01-06
AU2003256563A8 (en) 2004-02-02
US20080106861A1 (en) 2008-05-08
CN1669141A (en) 2005-09-14
US8482120B2 (en) 2013-07-09
US20100103604A1 (en) 2010-04-29

Similar Documents

Publication Publication Date Title
US8837161B2 (en) Multi-configuration processor-memory substrate device
US5222014A (en) Three-dimensional multi-chip pad array carrier
USRE42785E1 (en) Semiconductor module with serial bus connection to multiple dies
US7098080B2 (en) Method of making a semiconductor package with integrated heat spreader attached to a thermally conductive substrate core
US5866943A (en) System and method for forming a grid array device package employing electomagnetic shielding
US5703753A (en) Mounting assembly for multiple chip module with more than one substrate and computer using same
US5990550A (en) Integrated circuit device cooling structure
US6449159B1 (en) Semiconductor module with imbedded heat spreader
US7161251B2 (en) Partially populated ball grid design to accommodate landing pads close to the die
JPH04330745A (en) Flexible interconnection module
JPH07106477A (en) Heat sink assembly with heat conduction board
US6127726A (en) Cavity down plastic ball grid array multi-chip module
TW200403822A (en) Package for integrated circuit with thermal vias and method thereof
TW200408087A (en) Thermal enhance semiconductor package
JP2803603B2 (en) Multi-chip package structure
JPH04290258A (en) Multichip module
JPH0864636A (en) Electronic device assembly
JP2000323627A (en) Film carrier semiconductor device
JPH11121660A (en) Semiconductor device and manufacturing method therefor
JPH0393259A (en) Semiconductor device
KR20000052093A (en) Multi-chip chip scale package
JPH04234157A (en) High-density memory package
JPH11163230A (en) Semiconductor device, manufacture thereof, and mounting structure
JPH1140742A (en) Electronic circuit package
JP2000223654A (en) Chip scale package for multichip

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION