US20100084730A1 - Front Illuminated Back Side Contact Thin Wafer Detectors - Google Patents
Front Illuminated Back Side Contact Thin Wafer Detectors Download PDFInfo
- Publication number
- US20100084730A1 US20100084730A1 US12/505,610 US50561009A US2010084730A1 US 20100084730 A1 US20100084730 A1 US 20100084730A1 US 50561009 A US50561009 A US 50561009A US 2010084730 A1 US2010084730 A1 US 2010084730A1
- Authority
- US
- United States
- Prior art keywords
- layer
- photodiode
- wafer
- back side
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 22
- 229910052710 silicon Inorganic materials 0.000 claims description 22
- 239000010703 silicon Substances 0.000 claims description 22
- 238000004891 communication Methods 0.000 claims description 21
- 229910052751 metal Inorganic materials 0.000 claims description 16
- 239000002184 metal Substances 0.000 claims description 16
- 239000000463 material Substances 0.000 claims description 12
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 9
- 239000004020 conductor Substances 0.000 claims description 5
- 239000000945 filler Substances 0.000 claims description 5
- 239000012535 impurity Substances 0.000 claims description 3
- 239000011810 insulating material Substances 0.000 claims description 3
- 235000012431 wafers Nutrition 0.000 abstract description 73
- 238000000034 method Methods 0.000 abstract description 25
- 230000005855 radiation Effects 0.000 abstract description 19
- 238000003491 array Methods 0.000 abstract description 14
- 238000004519 manufacturing process Methods 0.000 abstract description 11
- 230000002829 reductive effect Effects 0.000 abstract description 7
- 230000008901 benefit Effects 0.000 abstract description 4
- 230000003247 decreasing effect Effects 0.000 abstract description 4
- 239000010410 layer Substances 0.000 description 91
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 42
- 238000009792 diffusion process Methods 0.000 description 25
- 239000000377 silicon dioxide Substances 0.000 description 20
- 229910052681 coesite Inorganic materials 0.000 description 19
- 229910052906 cristobalite Inorganic materials 0.000 description 19
- 229910052682 stishovite Inorganic materials 0.000 description 19
- 229910052905 tridymite Inorganic materials 0.000 description 19
- 238000005530 etching Methods 0.000 description 10
- 230000008569 process Effects 0.000 description 10
- 239000000758 substrate Substances 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 9
- 238000005755 formation reaction Methods 0.000 description 9
- 230000000873 masking effect Effects 0.000 description 9
- 238000013459 approach Methods 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 7
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 6
- JNDMLEXHDPKVFC-UHFFFAOYSA-N aluminum;oxygen(2-);yttrium(3+) Chemical compound [O-2].[O-2].[O-2].[Al+3].[Y+3] JNDMLEXHDPKVFC-UHFFFAOYSA-N 0.000 description 6
- 230000003667 anti-reflective effect Effects 0.000 description 6
- 229910052796 boron Inorganic materials 0.000 description 6
- 239000002019 doping agent Substances 0.000 description 6
- 230000003287 optical effect Effects 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 6
- 238000007254 oxidation reaction Methods 0.000 description 6
- 229910019901 yttrium aluminum garnet Inorganic materials 0.000 description 6
- 239000000969 carrier Substances 0.000 description 5
- 238000001514 detection method Methods 0.000 description 5
- 238000013461 design Methods 0.000 description 4
- 238000009413 insulation Methods 0.000 description 4
- 239000011800 void material Substances 0.000 description 4
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 3
- 238000002591 computed tomography Methods 0.000 description 3
- 238000005520 cutting process Methods 0.000 description 3
- 239000011159 matrix material Substances 0.000 description 3
- 230000007246 mechanism Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 239000007858 starting material Substances 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- -1 aluminum-nickel-gold Chemical compound 0.000 description 2
- ILAHWRKJUDSMFH-UHFFFAOYSA-N boron tribromide Chemical compound BrB(Br)Br ILAHWRKJUDSMFH-UHFFFAOYSA-N 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 239000011247 coating layer Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000002059 diagnostic imaging Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 238000003384 imaging method Methods 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000003698 laser cutting Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 229910015845 BBr3 Inorganic materials 0.000 description 1
- 229910052691 Erbium Inorganic materials 0.000 description 1
- 229910052689 Holmium Inorganic materials 0.000 description 1
- 229910052779 Neodymium Inorganic materials 0.000 description 1
- 230000001154 acute effect Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- UYAHIZSMUZPPFV-UHFFFAOYSA-N erbium Chemical compound [Er] UYAHIZSMUZPPFV-UHFFFAOYSA-N 0.000 description 1
- KJZYNXUDTRRSPN-UHFFFAOYSA-N holmium atom Chemical compound [Ho] KJZYNXUDTRRSPN-UHFFFAOYSA-N 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 238000005459 micromachining Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- QEFYFXOXNSNQGX-UHFFFAOYSA-N neodymium atom Chemical compound [Nd] QEFYFXOXNSNQGX-UHFFFAOYSA-N 0.000 description 1
- ORQBXQOJMQIAOY-UHFFFAOYSA-N nobelium Chemical compound [No] ORQBXQOJMQIAOY-UHFFFAOYSA-N 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
- H01L31/10—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by at least one potential-jump barrier or surface barrier, e.g. phototransistors
- H01L31/101—Devices sensitive to infrared, visible or ultraviolet radiation
- H01L31/102—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier or surface barrier
- H01L31/103—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier or surface barrier the potential barrier being of the PN homojunction type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
Definitions
- the present invention pertains generally to the field of radiation detectors, and in particular, relates to radiation detectors manufactured with thinner wafers, thereby yielding reduced crosstalk between detecting regions and decreased susceptibility to radiation damage, and with contacts extending from a front surface to a back surface, thereby permitting higher photodiode density applications.
- Photodiode arrays may be formed as one- or two-dimensional arrays of aligned photodiodes, or, for optical shaft encoders, a circular or semicircular arrangement of diodes.
- detection devices are susceptible to various radiation damage mechanisms, such as displacement damage resulting in total dose effects and ionization damage resulting in bulk effects. Both mechanisms adversely affect the performance of detectors, transistors and integrated circuits.
- detector leakage current i.e. the voltage required for full depletion and a decrease in carrier lifetime results in signal loss as carriers recombine while traversing the depletion region.
- Another disadvantage with conventional detection devices is the amount and extent of crosstalk that occurs between adjacent detector structures, primarily as a result of minority carrier leakage current between diodes.
- the problem of crosstalk between diodes becomes even more acute as the size of detector arrays, the size of individual detectors, the spatial resolution, and the spacing of diodes are reduced.
- optical detectors having small lateral dimensions and spaced closely together.
- the diffusion length of minority carriers generated by photon interaction in the semiconductor is in the range of at least many tens of microns, and such minority carriers have the potential to affect signals at diodes away from the region at which the minority carriers were generated. Therefore, the spatial resolution obtainable may be limited by diffusion of the carriers within the semiconductor itself, even if other components of the optical system are optimized and scattered light is reduced.
- conventional front surface contact photodiodes require greater space devoted to electrical contacts and, therefore, limit the density of photodiodes in a given application.
- the present invention is directed toward a detector structure, detector arrays, a method of detecting incident radiation, and a method of manufacturing the detectors.
- the present invention comprises several embodiments that provide for reduced radiation damage susceptibility, decreased affects of cross-talk, and increased flexibility in application.
- the present invention comprises a plurality of front side illuminated photodiodes, optionally organized in the form of an array, with both the anode and cathode contact pads on the back side.
- the front side illuminated, back side contact (FSL-BSC) photodiodes have superior performance characteristics, including less radiation damage, less crosstalk using a suction diode, and reliance on reasonably thin wafers.
- Another advantage of FSL-BSC photodiodes of the present invention is that high density with high bandwidth applications can be effectuated.
- the photodiode array comprises a substrate having at least a front side and a back side, photodiodes integrally formed in the substrate forming the array, a plurality of electrical contacts in electrical communication with the back side, and a plurality of suction diodes positioned at selected locations within the array.
- the fabrication of the array involves a masking process comprising the steps of applying a first p+ mask on the front side and applying a second p+ mask on the back side.
- the array substrate is made of n doped silicon. Also preferably, the substrate is encircled by a metallic ring.
- the photodiodes and suction diodes in the array have a front surface, back surface, and side walls where the side walls are covered by a first insulating layer, a first conducting layer, and a second insulating layer.
- the first insulating layer and/or second insulating layer are an oxide.
- the conductive layer is doped poly-silicon.
- the second insulating layer is in physical communication with a filler, such as undoped poly-silicon.
- each photodiodes has a middle layer juxtaposed between a front layer and a back layer.
- the middle layer comprises a doped material of n conductivity type.
- the back layer comprises a n+ layer in electrical communication with a metal to form a cathode.
- the front layer comprises a doped material of p+ conductivity type.
- the front p+ layer is in electrical communication with a metal to form an anode.
- the present invention covers a photodiode array having a substrate with at least a front side and a back side; a plurality of photodiodes integrally formed in the substrate forming the array wherein each photodiode has a middle layer juxtaposed between a front layer and a back layer; a plurality of electrical contacts in electrical communication with the back side; and suction diodes positioned at selected locations within the array, wherein the fabrication of said array involves a masking process comprising the steps of applying a first p+ mask on said front side and applying a second p+ mask on said back side.
- the middle layer comprises a doped material of p conductivity type
- the back layer comprises a p+ layer in electrical communication with a metal to form a anode
- the front layer comprises a doped material of n+ conductivity type.
- the array is preferably manufactured by using a start material, such as a round sliced wafer, subjected to a standard mask oxidation process that results in layers of SiO 2 on both front and back surfaces of the wafer.
- a n+ layer is formed through selective diffusion of n+ dopants.
- the SiO 2 sublayer is selectively etched on the back side to ensure certain regions retain the SiO 2 sublayer.
- the regions, which are devoid of the protective the SiO 2 layer, are subjected to a controlled n+ diffusion resulting in the formation of shallow n+ regions on the back side of the wafer.
- a p+ fishbone mask is applied on the front side of the wafer and a p+ mask is applied on the back side.
- a fishbone mask need not be used and, instead, a full diffusion approach may be applied.
- the front side of the wafer, coated with the SiO 2 layer is preferably subjected to selective etching, utilizing the p+ fishbone mask to ensure certain regions retain the SiO 2 layer while others remain devoid of it.
- Holes are laser cut within the wafer using a hole cutting technique, such as laser cutting.
- the formation of holes within the wafer substrate is followed by boron diffusion and the concurrent p+ doping of the opening areas and diffusion of boron onto the walls of the holes.
- Holes are formed by the laser beam emitted from the laser scribing device such that they extend through the wafer, across its thickness in entirety, and to the back side of the wafer.
- the holes serve as contact holes used for making an electrical connection between a front surface p+ layer and a back surface electrical contact.
- contact holes have been cut, open areas and sidewalls of the holes are doped with a material of selected conductivity type, such as n-type or p-type.
- a material of selected conductivity type such as n-type or p-type.
- At least a portion of the SiO 2 layer is stripped off and an anti-reflective (AR) coating layer is deposited on the wafer. This is followed by the growth of a layer of SiO 2 via a standard oxidation process.
- AR anti-reflective
- the front side of the wafer comprises AR coating and the back side comprises a grown oxide SiO 2 layer.
- a contact window masking, followed by etching of the contact window oxide on the back side of the wafer, is performed.
- An n+ ring is etched at the periphery of the wafer.
- the back side of the wafer is metallized using an alloy of aluminum-nickel-gold (Al—Ni—Au), after which metal masking and etching is performed on the back side of the wafer.
- FIG. 1 a is a cross sectional view of one embodiment of a silicon wafer formed in accordance with the present invention
- FIG. 1 b is a side perspective view of cross-sectional detail ‘A’ from FIG. 1 a;
- FIG. 2 a is a top perspective view of one embodiment of a photodiode array formed in accordance with the present invention
- FIG. 2 b is a side perspective view of cross-sectional detail ‘B’ from FIG. 2 a;
- FIG. 3 a is a top view of one embodiment of the photodiodes of the present invention.
- FIG. 3 b is a top perspective view of area detail ‘B’ from FIG. 3 a;
- FIG. 4 a is a bottom view of one embodiment of the photodiodes of the present invention.
- FIG. 4 b is a perspective view of area detail ‘B’ from FIG. 4 a;
- FIG. 5 a is a side perspective view of one embodiment of the present invention.
- FIG. 5 b is a side perspective view of area detail ‘C’ from FIG. 5 a;
- FIG. 6 a depicts a side planar view of a first set of steps in the formation of photodiodes of the present invention
- FIG. 6 b depicts a side planar view of a second set of steps in the formation of photodiodes of the present invention
- FIG. 6 c depicts a side planar view of a third set of steps in the formation of photodiodes of the present invention.
- FIG. 6 d depicts a side planar view of a photodiode of the present invention.
- the present invention is directed toward a detector structure, detector arrays, a method of detecting incident radiation, and a method of manufacturing the detectors.
- the present invention comprises several embodiments that provide for reduced radiation damage susceptibility, decreased affects of cross-talk, and increased flexibility in application.
- Various modifications to the disclosed embodiments will be readily apparent to those of ordinary skill in the art, and the disclosure set forth herein may be applicable to other embodiments and applications without departing from the spirit and scope of the present invention and the claims hereto appended.
- the present invention is not intended to be limited to the embodiments described, but is to be accorded the broadest scope consistent with the disclosure set forth herein.
- the present invention comprises a plurality of front side illuminated photodiodes, optionally organized in the form of an array, with both the anode and cathode contact pads on the back side.
- the front side illuminated, back side contact (FSL-BSC) photodiodes have superior performance characteristics, including less radiation damage, less crosstalk using a suction diode, and reliance on reasonably thin wafers.
- FIG. 1 a a cross sectional view of a silicon wafer 100 a formed in accordance with the present invention is shown.
- a plurality of photodiode sections 102 a , 101 a are formed within the silicon wafer 100 a .
- the wafer substrate be comprised of silicon, one of ordinary skill in the art would appreciate that any suitable semiconductor material, which can be processed in accordance with the processing steps of the present invention, may be used.
- FIG. 1 a it is understood that a typical array or matrix of such diode elements would comprise a plurality of such diode elements.
- the number of photodiodes incorporated in the semiconductor device is not limited to a specific number and can be adjusted to suit varied operational specifications.
- the encircled area “A” demarcates a portion of the photodiode array 100 a and, more specifically, photodiode 102 a.
- FIG. 1 b Shown in FIG. 1 b is a detailed side perspective of the cross sectional area circled in FIG. 1 a and labeled as “A”.
- a diode 101 b having an active region juxtaposed between a p+ layer 102 b and a n+ layer 103 b .
- the p+ layer 102 b is positioned proximate to the front facing surface of the diode element whereas the n+ layer 103 b is positioned proximate to the back facing surface.
- the two layers 102 b , 103 b are spaced apart by a distance almost equal to, and slightly less than, the thickness of the wafer 100 b .
- the silicon wafer 100 b is of a thickness at or about 175 micron.
- the present invention preferably uses a wafer having thickness in the range of 125 micron to 300 micron where the conventional wafer thickness is generally 400 micron.
- the n+ layer 103 b is in electrical communication with metallic area, region, or pad to form a back side cathode 104 b .
- the p+ layer 102 b is in electrical communication, preferably at a plurality of points, with a metallic area, region, or pad to form a front surface anode 105 b .
- the front surface anode 105 b is in electrical communication with a conductive conduit that leads from the front surface anode 105 b to a back side anode 106 b.
- each photodiode 101 b are in electrical communication via a connection region.
- the connection region is generated by the insertion of holes, voids, or vias between photodiode regions and the use of conductive and insulating material to fill those vias, thereby enabling electrical communication between a front side p+ layer and a backside p+ anode while still maintaining electrical isolation between the photodiode active regions.
- a connection region is formed by forming holes between active regions of each photodiode 101 b and within the wafer 100 b .
- a first oxide insulation layer 107 b is formed on the surface of the sidewalls of the holes, thereby forming a first and innermost insulation layer, relative to the photodiode active regions.
- a conductive layer 108 b is deposited over the first oxide insulation layer 107 b and serves as the electrical conduit to enable electrical communication between the p+ layer 102 b and back side anode 106 b .
- the conductive layer 108 b be comprised of doped poly-silicon. Doped poly-silicon can withstand high temperature processing, can be deposited conformally using chemical vapor deposition methods, forms an effective ohmic contact, and resists corrosion.
- a second oxide insulation layer 109 b is deposited atop the conductive layer 108 b thereby forming an outermost insulating layer separating the active regions of the adjacent diode elements 101 b .
- the innermost insulating layer 107 b , conductive layer 108 b , and outermost insulating layer 109 b are formed on each side of the sidewalls of the holes separating the photodiode active regions.
- a void area or region exists between a first tri-layer, formed on the sidewall of a first photodiode region and a second tri-layer, formed on the sidewall of a second photodiode region.
- the void region is preferably filled with undoped poly-silicon 110 b.
- FIGS. 2 a and 2 b A different schematic view of the FSL-BSC photodiode is shown in FIGS. 2 a and 2 b .
- Square boxes represent diode elements 201 a within the photodiode array 200 a .
- the photodiode array 200 a is arranged in the form of a matrix with over 320 diode elements 201 a on the silicon wafer 202 a .
- FIG. 2 a an array of a limited number of diode elements 201 a is illustrated in FIG. 2 a , it is understood that an array or matrix of diode elements falling within the scope of the present invention may have any number of diode elements.
- the number of photodiodes incorporated in the silicon wafer is not limited to the aforesaid number and can be adjusted to suit varied operational specifications.
- an exemplary photodiode array 200 a possesses the following characteristics: pitch length between two adjacent diode elements 201 a of 1.4083 mm, a length of the silicon wafer 202 a at approximately 21.8520 mm, and a breadth of the silicon wafer 202 a at approximately 22.4028 mm.
- the area labeled as “B” demarcates a portion of the silicon wafer 202 a , which is presented in further detail in FIG. 2 b.
- the facets marked “A”, “B”, and “C” depict a plurality of cross-sectional views of the diode elements 201 b , when sliced via planes that are normal (i.e. perpendicular) to their top surface.
- a 1 represents the internal diameter of the void region between the two tri-layers
- a 2 represents the thickness of the wafer 200 b
- a 3 represents external diameter of the cap which covers the two front side anode contacts, two tri-layers, and void region between two adjacent diodes
- a 4 represents an exposed front surface area of diode element 201 b .
- the diode array possesses the following characteristics: A 1 is at or about 0.175 mm; A 2 is at or about 0.050 mm; A 3 is at or about 0.150 mm; and A 4 is at or about 1.000 mm. It must be noted here that the above dimensional characteristics can be modified to suit changing requirements.
- FIGS. 3 a and 3 b show top views of photodiodes of the present invention.
- active regions 305 a of the diode elements 303 a serve to provide surfaces onto which light impinges.
- Interconnections between diode elements 303 a are made through back surface contacts (not shown) located in approximate vertical alignment with central areas 302 a .
- Wire interconnections 311 a are preferably minimized.
- wire interconnections are made at the back of the diode array 300 a and are made available for creating electrical connections with external circuits, such as printed circuit boards (PCBs) and other devices.
- the dotted circle, labeled as “A”, demarcates a portion of the photodiode array 300 a , whose magnified view is given in FIG. 3 b .
- the section view “A-A” is shown in FIG. 3 b.
- FIGS. 4 a and 4 b a bottom view of one embodiment of a photodiode of the present invention is shown.
- a silicon wafer 400 a is enclosed by a ring 402 a made of suitable metal.
- the silicon underneath metal ring 402 a is heavily doped with an impurity of selected conductivity type, either n-type or p-type.
- a n+ metal ring is utilized to surround the silicon wafer 400 a in accordance with the principles of the present invention.
- each of four corners of the silicon wafer 400 a is a set of diode elements 403 a comprised of four diode elements 404 a and a central suction diode 405 a .
- a typical array may have additional diode elements at a plurality of positions in various other arrangements, other than those detailed herein.
- Suction diodes 405 a absorb tailing current and thereby assist in reducing cross-talk between individual diodes 404 a .
- photodiode arrays may be formed as one- or two-dimensional arrays of aligned photodiodes, or, for optical shaft encoders, a circular or semicircular arrangement of diodes.
- the total number of suction diodes may vary according to the need.
- the dotted circle labeled as “B” is further detailed in FIG. 4 b.
- an insulating layer 406 b covers the back surface of the silicon wafer 400 b .
- the metal ring 402 b entirely surrounding the edge of the silicon wafer 400 a , comprises a lateral extension which is in physical communication with the suction diode 405 b.
- Areas C and D depict detailed views of individual diode element 401 b and suction diode 405 b .
- Area “C” shows an active photodiode region comprising a metal layer 404 b layered atop a n+ layer 407 b .
- a p+ layer 408 b is layered atop the metal layer 404 b and forms a p+ pad as an individual pixel electronic contact for diode element 401 b .
- a contact layer 409 b is formed on the p+ layer 408 b .
- the construction of the suction diode, shown in Area “D”, is substantially the same as active photodiode region of Area “C”.
- the photodiode array 500 a comprises a wafer 501 a having a length at or about 22.4028 mm and a breadth at or about 21.8520 mm.
- the substantially square elements represent individual diode elements 502 a , within the array 500 a , and the center circles represent the contact areas.
- the area labeled as “C” is shown in greater detail in FIG. 5 b.
- facet A is the cross-section of individual diode element 501 b , when sectioned via a plane normal to the top surface of the diode element 501 b and positioned across the diameter of the hole 502 b .
- Facet B depicts the sidewall of diode element 501 b .
- a p+ layered doped region 503 b surrounds holes 502 b and certain other portions 506 b extending radially outwards along horizontal x- and vertical y-axes from the holes 502 b on the upper surface of the wafer 500 b .
- another embodiment of the present invention can have a p+ layered doped region surrounding holes and certain other portions extending along a horizontal x-axes only. It is possible to have Further, a silicon dioxide ring grown on the doped region 503 b forms a cylindrical wall for the holes 502 b . The lower end of the holes 502 b are covered by an oxide layer 505 b formed by the controlled oxidation of the back side of the wafer 500 b . The bottom surface of the diode 501 b is coated with an oxide layer 507 b . Another n+ layer 508 b is diffused into the wafer 500 b . It should be noted that the above description is merely illustrative of the present invention and not a statement about the only applicability of the present invention. A person of ordinary skill in the art would appreciate that the novel aspects of the present invention can be implemented in other ways as well.
- the present invention discloses a preferred approach to manufacturing the diodes disclosed herein.
- the conductive layer, situated between the two insulating layers, cannot be deposited using any process known in the art. Specifically, ion implantation or impurity diffusion is not an effective approach to creating a conductive layer atop an insulating layer. Forming a conductive layer using metals, as some prior art references may have suggested, is also not an effective approach because it is difficult to create a continuous metal layer from the front side, through the hole, and to the backside without creating voids or discontinuities. Furthermore, using metals can result in the creation of non-planar device surfaces. Maintaining wafer planarity is critical in device processing and assembly. Additionally, in certain devices, the holes are filled by a single insulating layer between which a conductive material is placed. While possible to fill the entire hole with molten conductive material, such devices are often subjected to high dark leakage current.
- section view A-A ( 1 ) depicts a cross-section of the start material.
- the start material is a round sliced wafer 600 a made of a suitable semiconductor material.
- silicon may be utilized in accordance with the principles of the present invention.
- the wafer or semiconductor device 600 a possesses the following specifications: round slice wafer diameter 100 mm, resistivity 800-1200 ⁇ cm, thickness 275 ⁇ m, and double side polish. The above specifications are not limiting and may be modified to suit the design, fabrication and functional requirements suggested herein.
- a wafer if unpolished, can have a rough texture and may not exactly conform to parameters, such as surface flatness, thickness specifications etc. Therefore, it is preferred that the wafer 600 a has a double-side polish. Additionally, before further fabrication steps are taken, the polished wafer 600 a is subjected to a standard mask oxidation process that results in layers 601 a of SiO 2 on both front and back surfaces of the wafer 600 a .
- the tasks of polishing and standard mask oxidation are known to those of ordinary skill in the art having the benefit of this disclosure and, consequently, will not be further detailed herein.
- a n+ layer is formed through selective diffusion of n+ dopants.
- the SiO 2 sublayer 601 a Prior to n+ diffusion on the back side of the wafer 600 a , the SiO 2 sublayer 601 a is selectively etched on the back side to ensure certain regions, such as area 612 a , retain the SiO 2 sublayer.
- the process of selective etching and diffusion is well known in the prior art.
- the regions, which are devoid of the protective the SiO 2 layer, are subjected to a controlled n+ diffusion resulting in the formation of shallow n+ regions 615 a on the back side of the wafer 600 a .
- the choice of the diffusion method is dependent on various factors, such as the diffusion coefficient of the dopant, permissible error in diffusion depth, and diffusion source.
- a p+ fishbone (or non-fishbone) mask is applied on the front side of the wafer 600 a and a p+ mask is applied on the back side.
- a full diffusion approach may be applied, instead of a fishbone mask.
- the front side of the wafer 600 a , coated with the SiO 2 layer 601 a is preferably subjected to selective etching, utilizing the p+ fishbone mask to ensure certain regions, such as 616 a , retain the SiO 2 layer while others remain devoid of it. This is achieved via any suitable masking technique including, but not limited to, p+ fishbone, followed by selective etching.
- p+ fishbone masking is used and preferably involves the following steps.
- a photographic mask possessing the desired fishbone pattern or grid, is produced.
- photomasks are high precision plates containing microscopic images of electronic circuits. They are made from flat pieces of quartz or glass with a layer of chrome on one side. Etched in the chrome is a portion of an electronic circuit design.
- the circuit design on the mask is also referred to as the geometry of the mask.
- fishbone patterns or grids possess a tightly coupled architecture, thereby facilitating better geometry for a sensor array.
- the dies are arranged in rows and columns on the mask.
- this may typically be a chromium pattern produced on a glass plate in accordance with the principles of the present invention.
- Other practically appropriate patterns and masking techniques could be used in the present invention without departing from the spirit and scope of the invention.
- U.S. Pat. Nos. 6,426,991 and 3,760,385 are hereby incorporated by reference.
- holes are laser cut within the wafer.
- the formation of holes within the wafer substrate is followed by boron diffusion and the concurrent p+ doping of the opening areas and diffusion of boron onto the walls of the holes.
- Methods used to form holes in substrates comprise, but are not limited to, reactive ion etching, photo patterning, and laser-based techniques, such as laser ablation, laser micromachining, and laser scribing. Lasers offer considerable flexibility and precision focus, thereby making it an effective means for forming small diameter holes, such as micro-holes having diameter of the order of approximately 125 ⁇ m or less.
- Preferred apparatuses, methods or systems perform laser-scribing via a Yttrium-Aluminum-Garnet (YAG) solid state laser (Q switched or pulsed), for example Neodymium (Nd:YAG) laser, Erbium (Er:YAG) laser or Holmium (Ho:YAG) laser, operating at a suitable wavelength to form micro-structures, such as trenches, kerfs, or holes.
- a Nd:YAG laser having a 1.06 ⁇ m emitted beam wavelength and an electrical efficiency of 2%-4% is used in conjunction with a mechanism for adjusting the position of a wafer-holding chuck.
- wafer 600 a prior to undergoing laser scribing, wafer 600 a is preferably held in position for scribing by a vacuum chuck (not shown). It will be appreciated, however, that other types of article-holding devices may be used within the spirit and scope of the present invention.
- the wafer 600 a has a plurality of SiO 2 formations 616 a and discontinuous n+ layers 615 a.
- regions 601 b enclosed within pairs of dotted lines, as illustrated in section view A-A ( 4 ), represent the portion of the wafer 600 b where cutting, via the preferred laser scribing apparatus, is conducted to form the contact holes.
- the aperture of the laser device used and the focal distance of the cutting beam determine the diameter of hole.
- the diameter of holes 601 b is at or about 125 ⁇ m.
- Holes 601 b are formed by the laser beam emitted from the laser scribing device such that they extend through the wafer 600 b , across its thickness in entirety, and to the back side of the wafer 600 b .
- the holes 601 b serve as contact holes used for making an electrical connection between a front surface p+ layer and a back surface electrical contact.
- open areas and sidewalls of the holes 601 b are doped with a material of selected conductivity type, such as n-type or p-type.
- the p+ doping layers are formed at various regions indicated therein, as p+ suction diode (p+ S.D.) 602 b , p+ back side (p+ B.S.) 603 b , and p+ active pixel (p+ A.P.) 604 b , respectively.
- the doping process possesses the following specifications: a dopant Boron (B), a dopant conductivity type p+, a sidewall target junction depth of approximately 1 to 2 micron, and a dopant source BBr 3 .
- Target junction depths as specified in the specifications, can be achieved by the use of boron diffusion techniques though there are other approaches available in the prior art.
- the SiO 2 layer is stripped off and an anti-reflective (AR) coating layer 602 c is deposited on the wafer 600 c .
- AR anti-reflective
- the process-related specifications are as follows: a layer thickness of 2900 angstroms at a rate of 3 ⁇ /4@540 nm if a fishbone structure is used. If a non-fishbone structure is used, a layer thickness of at or about 950 to 1000 angstroms is the preferred specification.
- the front side of the wafer 600 c comprises AR coating 602 c and the back side comprises a grown oxide SiO 2 layer.
- a contact window masking, followed by etching of the contact window oxide on the back side of the wafer 600 c is performed.
- An n+ ring is etched at the periphery of the wafer.
- the back side of the wafer 600 c is metallized using an alloy of aluminum-nickel-gold (Al—Ni—Au), after which metal masking and etching is performed on the back side of the wafer 600 c.
Abstract
The present invention is directed toward a detector structure, detector arrays, a method of detecting incident radiation, and a method of manufacturing the detectors. The present invention comprises several embodiments that provide for reduced radiation damage susceptibility, decreased affects of cross-talk, and increased flexibility in application. In one embodiment, the present invention comprises a plurality of front side illuminated photodiodes, optionally organized in the form of an array, with both the anode and cathode contact pads on the back side. The front side illuminated, back side contact photodiodes have superior performance characteristics, including less radiation damage, less crosstalk using a suction diode, and reliance on reasonably thin wafers. Another advantage of the photodiodes of the present invention is that high density with high bandwidth applications can be effectuated.
Description
- This invention is a continuation of U.S. patent application Ser. No. 10/797,324 filed on Mar. 10, 2004 which relies on, for priority, U.S. Provisional Application 60/468,181, having a priority date of May 5, 2003, entitled “DETECTORS WITH IMPROVED RADIATION DAMAGE AND CROSSTALK CHARACTERISTICS”.
- The present invention pertains generally to the field of radiation detectors, and in particular, relates to radiation detectors manufactured with thinner wafers, thereby yielding reduced crosstalk between detecting regions and decreased susceptibility to radiation damage, and with contacts extending from a front surface to a back surface, thereby permitting higher photodiode density applications.
- Arrays of photosensitive diodes are used in an assortment of applications including, but not limited to, radiation detection, optical position encoding, and low light-level imaging, such as night photography, nuclear medical imaging, photon medical imaging, multi-slice computer tomography (CT) imaging, and ballistic photon detection etc. Typically, photodiode arrays may be formed as one- or two-dimensional arrays of aligned photodiodes, or, for optical shaft encoders, a circular or semicircular arrangement of diodes.
- One problem with detection devices is that they are susceptible to various radiation damage mechanisms, such as displacement damage resulting in total dose effects and ionization damage resulting in bulk effects. Both mechanisms adversely affect the performance of detectors, transistors and integrated circuits.
- Certain detector characteristics that are most affected include detector leakage current, doping characteristics, charge collection, and carrier lifetime. Over time, detectors show an increased reverse-bias current and increased forward voltage drop due to radiation damage. Further, a change in doping level, due to radiation damage, adversely affects the width of the depletion region, i.e. the voltage required for full depletion and a decrease in carrier lifetime results in signal loss as carriers recombine while traversing the depletion region.
- Another disadvantage with conventional detection devices is the amount and extent of crosstalk that occurs between adjacent detector structures, primarily as a result of minority carrier leakage current between diodes. The problem of crosstalk between diodes becomes even more acute as the size of detector arrays, the size of individual detectors, the spatial resolution, and the spacing of diodes are reduced.
- In certain applications, it is desirable to produce optical detectors having small lateral dimensions and spaced closely together. For example in certain medical applications, it would beneficial to increase the optical resolution of a detector array in order to permit for improved image scans, such as computer tomography scans. However, at conventional doping levels utilized for diode arrays of this type, the diffusion length of minority carriers generated by photon interaction in the semiconductor is in the range of at least many tens of microns, and such minority carriers have the potential to affect signals at diodes away from the region at which the minority carriers were generated. Therefore, the spatial resolution obtainable may be limited by diffusion of the carriers within the semiconductor itself, even if other components of the optical system are optimized and scattered light is reduced. Additionally, conventional front surface contact photodiodes require greater space devoted to electrical contacts and, therefore, limit the density of photodiodes in a given application.
- Various approaches have been used to minimize such crosstalk including, but not limited to, providing inactive photodiodes to balance the leakage current, as described in U.S. Pat. Nos. 4,904,861 and 4,998,013 to Epstein et al., the utilization of suction diodes for the removal of the slow diffusion currents to reduce the settling time of detectors to acceptable levels, as described in U.S. Pat. No. 5,408,122, and providing a gradient in doping density in the epitaxial layer, as described in U.S. Pat. No. 5,430,321 to Effelsberg.
- Additionally, certain applications require the placement of electrical contacts in a manner that does not obstruct an illuminating surface, such as with front illuminated photodiode arrays. U.S. Pat. Nos. 6,510,195 and 6,426,991 attempt to disclose a top-surface photodiode array. However, these disclosures fail to provide sufficient teachings to inform one of ordinary skill in the art how to manufacture such modified top-surface photodiode arrays.
- Despite attempts to improve the overall performance characteristics of photodiode arrays and their individual diode units, within detection systems, photodiode arrays capable of reducing crosstalk while being less susceptible to radiation damage are still needed. Additionally, there is need for a semiconductor circuit and an economically feasible design and fabrication method so that it is capable of improving the spatial resolution of detectors integrated therein.
- The present invention is directed toward a detector structure, detector arrays, a method of detecting incident radiation, and a method of manufacturing the detectors. The present invention comprises several embodiments that provide for reduced radiation damage susceptibility, decreased affects of cross-talk, and increased flexibility in application. The present invention comprises a plurality of front side illuminated photodiodes, optionally organized in the form of an array, with both the anode and cathode contact pads on the back side. The front side illuminated, back side contact (FSL-BSC) photodiodes have superior performance characteristics, including less radiation damage, less crosstalk using a suction diode, and reliance on reasonably thin wafers. Another advantage of FSL-BSC photodiodes of the present invention is that high density with high bandwidth applications can be effectuated.
- In one embodiment, the photodiode array comprises a substrate having at least a front side and a back side, photodiodes integrally formed in the substrate forming the array, a plurality of electrical contacts in electrical communication with the back side, and a plurality of suction diodes positioned at selected locations within the array. The fabrication of the array involves a masking process comprising the steps of applying a first p+ mask on the front side and applying a second p+ mask on the back side.
- Preferably, the array substrate is made of n doped silicon. Also preferably, the substrate is encircled by a metallic ring.
- In one embodiment, the photodiodes and suction diodes in the array have a front surface, back surface, and side walls where the side walls are covered by a first insulating layer, a first conducting layer, and a second insulating layer. The first insulating layer and/or second insulating layer are an oxide. The conductive layer is doped poly-silicon. The second insulating layer is in physical communication with a filler, such as undoped poly-silicon.
- In one embodiment, each photodiodes has a middle layer juxtaposed between a front layer and a back layer. The middle layer comprises a doped material of n conductivity type. The back layer comprises a n+ layer in electrical communication with a metal to form a cathode. The front layer comprises a doped material of p+ conductivity type. The front p+ layer is in electrical communication with a metal to form an anode.
- In another embodiment, the present invention covers a photodiode array having a substrate with at least a front side and a back side; a plurality of photodiodes integrally formed in the substrate forming the array wherein each photodiode has a middle layer juxtaposed between a front layer and a back layer; a plurality of electrical contacts in electrical communication with the back side; and suction diodes positioned at selected locations within the array, wherein the fabrication of said array involves a masking process comprising the steps of applying a first p+ mask on said front side and applying a second p+ mask on said back side. In this embodiment, the middle layer comprises a doped material of p conductivity type, the back layer comprises a p+ layer in electrical communication with a metal to form a anode, and the front layer comprises a doped material of n+ conductivity type.
- The array is preferably manufactured by using a start material, such as a round sliced wafer, subjected to a standard mask oxidation process that results in layers of SiO2 on both front and back surfaces of the wafer. A n+ layer is formed through selective diffusion of n+ dopants. Prior to n+ diffusion on the back side of the wafer, the SiO2 sublayer is selectively etched on the back side to ensure certain regions retain the SiO2 sublayer.
- After the etching has been selectively performed, the regions, which are devoid of the protective the SiO2 layer, are subjected to a controlled n+ diffusion resulting in the formation of shallow n+ regions on the back side of the wafer. Once the n+ diffusion on the back side of the wafer is complete, a p+ fishbone mask is applied on the front side of the wafer and a p+ mask is applied on the back side. Alternatively, a fishbone mask need not be used and, instead, a full diffusion approach may be applied. The front side of the wafer, coated with the SiO2 layer is preferably subjected to selective etching, utilizing the p+ fishbone mask to ensure certain regions retain the SiO2 layer while others remain devoid of it.
- Holes are laser cut within the wafer using a hole cutting technique, such as laser cutting. The formation of holes within the wafer substrate is followed by boron diffusion and the concurrent p+ doping of the opening areas and diffusion of boron onto the walls of the holes. Holes are formed by the laser beam emitted from the laser scribing device such that they extend through the wafer, across its thickness in entirety, and to the back side of the wafer. The holes serve as contact holes used for making an electrical connection between a front surface p+ layer and a back surface electrical contact.
- Once contact holes have been cut, open areas and sidewalls of the holes are doped with a material of selected conductivity type, such as n-type or p-type. At least a portion of the SiO2 layer is stripped off and an anti-reflective (AR) coating layer is deposited on the wafer. This is followed by the growth of a layer of SiO2 via a standard oxidation process.
- The front side of the wafer comprises AR coating and the back side comprises a grown oxide SiO2 layer. A contact window masking, followed by etching of the contact window oxide on the back side of the wafer, is performed. An n+ ring is etched at the periphery of the wafer. The back side of the wafer is metallized using an alloy of aluminum-nickel-gold (Al—Ni—Au), after which metal masking and etching is performed on the back side of the wafer.
- These and other features and advantages of the present invention will be appreciated, as they become better understood by reference to the following detailed description when considered in connection with the accompanying drawings:
-
FIG. 1 a is a cross sectional view of one embodiment of a silicon wafer formed in accordance with the present invention; -
FIG. 1 b is a side perspective view of cross-sectional detail ‘A’ fromFIG. 1 a; -
FIG. 2 a is a top perspective view of one embodiment of a photodiode array formed in accordance with the present invention; -
FIG. 2 b is a side perspective view of cross-sectional detail ‘B’ fromFIG. 2 a; -
FIG. 3 a is a top view of one embodiment of the photodiodes of the present invention; -
FIG. 3 b is a top perspective view of area detail ‘B’ fromFIG. 3 a; -
FIG. 4 a is a bottom view of one embodiment of the photodiodes of the present invention; -
FIG. 4 b is a perspective view of area detail ‘B’ fromFIG. 4 a; -
FIG. 5 a is a side perspective view of one embodiment of the present invention; -
FIG. 5 b is a side perspective view of area detail ‘C’ fromFIG. 5 a; -
FIG. 6 a depicts a side planar view of a first set of steps in the formation of photodiodes of the present invention; -
FIG. 6 b depicts a side planar view of a second set of steps in the formation of photodiodes of the present invention; -
FIG. 6 c depicts a side planar view of a third set of steps in the formation of photodiodes of the present invention; and -
FIG. 6 d depicts a side planar view of a photodiode of the present invention. - The present invention is directed toward a detector structure, detector arrays, a method of detecting incident radiation, and a method of manufacturing the detectors. The present invention comprises several embodiments that provide for reduced radiation damage susceptibility, decreased affects of cross-talk, and increased flexibility in application. Various modifications to the disclosed embodiments will be readily apparent to those of ordinary skill in the art, and the disclosure set forth herein may be applicable to other embodiments and applications without departing from the spirit and scope of the present invention and the claims hereto appended. Thus, the present invention is not intended to be limited to the embodiments described, but is to be accorded the broadest scope consistent with the disclosure set forth herein.
- In one embodiment, the present invention comprises a plurality of front side illuminated photodiodes, optionally organized in the form of an array, with both the anode and cathode contact pads on the back side. The front side illuminated, back side contact (FSL-BSC) photodiodes have superior performance characteristics, including less radiation damage, less crosstalk using a suction diode, and reliance on reasonably thin wafers.
- Referring now to
FIG. 1 a, a cross sectional view of asilicon wafer 100 a formed in accordance with the present invention is shown. A plurality ofphotodiode sections silicon wafer 100 a. While it is preferred that the wafer substrate be comprised of silicon, one of ordinary skill in the art would appreciate that any suitable semiconductor material, which can be processed in accordance with the processing steps of the present invention, may be used. Although only onecomplete diode element 102 a is illustrated inFIG. 1 a, it is understood that a typical array or matrix of such diode elements would comprise a plurality of such diode elements. A person of ordinary skill would appreciate that the number of photodiodes incorporated in the semiconductor device is not limited to a specific number and can be adjusted to suit varied operational specifications. The encircled area “A” demarcates a portion of thephotodiode array 100 a and, more specifically,photodiode 102 a. - Shown in
FIG. 1 b is a detailed side perspective of the cross sectional area circled inFIG. 1 a and labeled as “A”. Withinwafer 100 b is adiode 101 b having an active region juxtaposed between ap+ layer 102 b and an+ layer 103 b. Thep+ layer 102 b is positioned proximate to the front facing surface of the diode element whereas then+ layer 103 b is positioned proximate to the back facing surface. The twolayers wafer 100 b. Preferably, thesilicon wafer 100 b is of a thickness at or about 175 micron. The present invention preferably uses a wafer having thickness in the range of 125 micron to 300 micron where the conventional wafer thickness is generally 400 micron. Then+ layer 103 b is in electrical communication with metallic area, region, or pad to form aback side cathode 104 b. Thep+ layer 102 b is in electrical communication, preferably at a plurality of points, with a metallic area, region, or pad to form afront surface anode 105 b. Thefront surface anode 105 b is in electrical communication with a conductive conduit that leads from thefront surface anode 105 b to aback side anode 106 b. - To bring the contacts from the front side to the back side holes are made through the wafer by means of laser cutting technique or silicon dry etching technique. Therefore, the front side and back side of each
photodiode 101 b are in electrical communication via a connection region. The connection region is generated by the insertion of holes, voids, or vias between photodiode regions and the use of conductive and insulating material to fill those vias, thereby enabling electrical communication between a front side p+ layer and a backside p+ anode while still maintaining electrical isolation between the photodiode active regions. - A connection region is formed by forming holes between active regions of each
photodiode 101 b and within thewafer 100 b. A firstoxide insulation layer 107 b is formed on the surface of the sidewalls of the holes, thereby forming a first and innermost insulation layer, relative to the photodiode active regions. Aconductive layer 108 b is deposited over the firstoxide insulation layer 107 b and serves as the electrical conduit to enable electrical communication between thep+ layer 102 b and backside anode 106 b. For example, and by no way of limitation, it is preferred that theconductive layer 108 b be comprised of doped poly-silicon. Doped poly-silicon can withstand high temperature processing, can be deposited conformally using chemical vapor deposition methods, forms an effective ohmic contact, and resists corrosion. - A second
oxide insulation layer 109 b is deposited atop theconductive layer 108 b thereby forming an outermost insulating layer separating the active regions of theadjacent diode elements 101 b. The innermost insulatinglayer 107 b,conductive layer 108 b, and outermost insulatinglayer 109 b (collectively referred to herein as a tri-layer) are formed on each side of the sidewalls of the holes separating the photodiode active regions. A void area or region exists between a first tri-layer, formed on the sidewall of a first photodiode region and a second tri-layer, formed on the sidewall of a second photodiode region. The void region is preferably filled with undoped poly-silicon 110 b. - A different schematic view of the FSL-BSC photodiode is shown in
FIGS. 2 a and 2 b. Square boxes representdiode elements 201 a within thephotodiode array 200 a. Thephotodiode array 200 a is arranged in the form of a matrix with over 320diode elements 201 a on thesilicon wafer 202 a. Although an array of a limited number ofdiode elements 201 a is illustrated inFIG. 2 a, it is understood that an array or matrix of diode elements falling within the scope of the present invention may have any number of diode elements. A person of ordinary skill would appreciate that the number of photodiodes incorporated in the silicon wafer is not limited to the aforesaid number and can be adjusted to suit varied operational specifications. - In one embodiment, an
exemplary photodiode array 200 a possesses the following characteristics: pitch length between twoadjacent diode elements 201 a of 1.4083 mm, a length of thesilicon wafer 202 a at approximately 21.8520 mm, and a breadth of thesilicon wafer 202 a at approximately 22.4028 mm. The area labeled as “B” demarcates a portion of thesilicon wafer 202 a, which is presented in further detail inFIG. 2 b. - The facets marked “A”, “B”, and “C” depict a plurality of cross-sectional views of the
diode elements 201 b, when sliced via planes that are normal (i.e. perpendicular) to their top surface. For purposes of describing an exemplary embodiment and not by way of limitation, A1 represents the internal diameter of the void region between the two tri-layers, A2 represents the thickness of thewafer 200 b, A3 represents external diameter of the cap which covers the two front side anode contacts, two tri-layers, and void region between two adjacent diodes, and A4 represents an exposed front surface area ofdiode element 201 b. In one embodiment, the diode array possesses the following characteristics: A1 is at or about 0.175 mm; A2 is at or about 0.050 mm; A3 is at or about 0.150 mm; and A4 is at or about 1.000 mm. It must be noted here that the above dimensional characteristics can be modified to suit changing requirements. -
FIGS. 3 a and 3 b show top views of photodiodes of the present invention. Within thediode array 300 a,active regions 305 a of thediode elements 303 a serve to provide surfaces onto which light impinges. Interconnections betweendiode elements 303 a are made through back surface contacts (not shown) located in approximate vertical alignment withcentral areas 302 a.Wire interconnections 311 a are preferably minimized. Preferably, wire interconnections are made at the back of thediode array 300 a and are made available for creating electrical connections with external circuits, such as printed circuit boards (PCBs) and other devices. The dotted circle, labeled as “A”, demarcates a portion of thephotodiode array 300 a, whose magnified view is given inFIG. 3 b. The section view “A-A” is shown inFIG. 3 b. - Referring to
FIGS. 4 a and 4 b, a bottom view of one embodiment of a photodiode of the present invention is shown. Asilicon wafer 400 a is enclosed by aring 402 a made of suitable metal. The silicon underneathmetal ring 402 a is heavily doped with an impurity of selected conductivity type, either n-type or p-type. For example, and by no way of limitation, a n+ metal ring is utilized to surround thesilicon wafer 400 a in accordance with the principles of the present invention. - At each of four corners of the
silicon wafer 400 a is a set ofdiode elements 403 a comprised of fourdiode elements 404 a and acentral suction diode 405 a. Although only foursuction diodes 405 a and a 16×16 array ofdiodes 404 a are shown, it is understood that a typical array may have additional diode elements at a plurality of positions in various other arrangements, other than those detailed herein. -
Suction diodes 405 a absorb tailing current and thereby assist in reducing cross-talk betweenindividual diodes 404 a. Typically, photodiode arrays may be formed as one- or two-dimensional arrays of aligned photodiodes, or, for optical shaft encoders, a circular or semicircular arrangement of diodes. In similar situations, where possible arrangements of photodiodes include, but are not limited to, one-dimensional, circular, and semicircular types, the total number of suction diodes may vary according to the need. The dotted circle labeled as “B” is further detailed inFIG. 4 b. - Referring to
FIG. 4 b, an insulatinglayer 406 b, such as silicon dioxide, covers the back surface of thesilicon wafer 400 b. Themetal ring 402 b, entirely surrounding the edge of thesilicon wafer 400 a, comprises a lateral extension which is in physical communication with thesuction diode 405 b. - Areas C and D, provided in an exploded view form within Figure B, depict detailed views of
individual diode element 401 b andsuction diode 405 b. Area “C” shows an active photodiode region comprising ametal layer 404 b layered atop an+ layer 407 b. Ap+ layer 408 b is layered atop themetal layer 404 b and forms a p+ pad as an individual pixel electronic contact fordiode element 401 b. Acontact layer 409 b is formed on thep+ layer 408 b. In one embodiment, theindividual diode element 401 b has the following specifications: diameter of the contact hole 0.125 mm, area of then+ layer 407 b 0.2025 mm2, area of themetal layer 404 b 0.09=2, and area of thecontact layer 409 b 0.0625 mm2. The construction of the suction diode, shown in Area “D”, is substantially the same as active photodiode region of Area “C”. - Referring to
FIGS. 5 a and 5 b, side perspective views of one embodiment of the present invention are illustrated. In one embodiment, thephotodiode array 500 a comprises awafer 501 a having a length at or about 22.4028 mm and a breadth at or about 21.8520 mm. The substantially square elements representindividual diode elements 502 a, within thearray 500 a, and the center circles represent the contact areas. The area labeled as “C” is shown in greater detail inFIG. 5 b. - Referring to
FIG. 5 b, facet A is the cross-section ofindividual diode element 501 b, when sectioned via a plane normal to the top surface of thediode element 501 b and positioned across the diameter of thehole 502 b. Facet B depicts the sidewall ofdiode element 501 b. A p+ layered dopedregion 503 b surroundsholes 502 b and certainother portions 506 b extending radially outwards along horizontal x- and vertical y-axes from theholes 502 b on the upper surface of thewafer 500 b. Alternatively, another embodiment of the present invention can have a p+ layered doped region surrounding holes and certain other portions extending along a horizontal x-axes only. it is possible to have Further, a silicon dioxide ring grown on the dopedregion 503 b forms a cylindrical wall for theholes 502 b. The lower end of theholes 502 b are covered by anoxide layer 505 b formed by the controlled oxidation of the back side of thewafer 500 b. The bottom surface of thediode 501 b is coated with anoxide layer 507 b. Anothern+ layer 508 b is diffused into thewafer 500 b. It should be noted that the above description is merely illustrative of the present invention and not a statement about the only applicability of the present invention. A person of ordinary skill in the art would appreciate that the novel aspects of the present invention can be implemented in other ways as well. - It should be noted that the present invention discloses a preferred approach to manufacturing the diodes disclosed herein. The conductive layer, situated between the two insulating layers, cannot be deposited using any process known in the art. Specifically, ion implantation or impurity diffusion is not an effective approach to creating a conductive layer atop an insulating layer. Forming a conductive layer using metals, as some prior art references may have suggested, is also not an effective approach because it is difficult to create a continuous metal layer from the front side, through the hole, and to the backside without creating voids or discontinuities. Furthermore, using metals can result in the creation of non-planar device surfaces. Maintaining wafer planarity is critical in device processing and assembly. Additionally, in certain devices, the holes are filled by a single insulating layer between which a conductive material is placed. While possible to fill the entire hole with molten conductive material, such devices are often subjected to high dark leakage current.
- In light of the above described challenges in producing photodiodes, provided below are details of how photodiodes of the present invention are preferably manufactured. The manufacturing process will be illustrated with reference to
FIGS. 6 a through 6 c. - Referring to
FIG. 6 a, section view A-A (1) depicts a cross-section of the start material. In one embodiment, the start material is a round slicedwafer 600 a made of a suitable semiconductor material. For example, and by no way of limitation, silicon may be utilized in accordance with the principles of the present invention. In one embodiment, the wafer orsemiconductor device 600 a possesses the following specifications: round slice wafer diameter 100 mm, resistivity 800-1200 Ωcm, thickness 275 μm, and double side polish. The above specifications are not limiting and may be modified to suit the design, fabrication and functional requirements suggested herein. - Typically, a wafer, if unpolished, can have a rough texture and may not exactly conform to parameters, such as surface flatness, thickness specifications etc. Therefore, it is preferred that the
wafer 600 a has a double-side polish. Additionally, before further fabrication steps are taken, thepolished wafer 600 a is subjected to a standard mask oxidation process that results inlayers 601 a of SiO2 on both front and back surfaces of thewafer 600 a. The tasks of polishing and standard mask oxidation are known to those of ordinary skill in the art having the benefit of this disclosure and, consequently, will not be further detailed herein. - As shown in section view A-A (2) of
FIG. 6 a, a n+ layer is formed through selective diffusion of n+ dopants. Prior to n+ diffusion on the back side of thewafer 600 a, the SiO2 sublayer 601 a is selectively etched on the back side to ensure certain regions, such asarea 612 a, retain the SiO2 sublayer. The process of selective etching and diffusion is well known in the prior art. - After the etching has been selectively performed, the regions, which are devoid of the protective the SiO2 layer, are subjected to a controlled n+ diffusion resulting in the formation of shallow n+
regions 615 a on the back side of thewafer 600 a. There are many different approaches available in the prior art to carry out this diffusion process and the choice of the diffusion method is dependent on various factors, such as the diffusion coefficient of the dopant, permissible error in diffusion depth, and diffusion source. - Referring to section view A-A(3) of
FIG. 6 a, once the n+ diffusion on the back side of thewafer 600 a is complete, a p+ fishbone (or non-fishbone) mask is applied on the front side of thewafer 600 a and a p+ mask is applied on the back side. Alternatively, a full diffusion approach may be applied, instead of a fishbone mask. The front side of thewafer 600 a, coated with the SiO2 layer 601 a is preferably subjected to selective etching, utilizing the p+ fishbone mask to ensure certain regions, such as 616 a, retain the SiO2 layer while others remain devoid of it. This is achieved via any suitable masking technique including, but not limited to, p+ fishbone, followed by selective etching. - In a preferred embodiment, p+ fishbone masking is used and preferably involves the following steps. First, a photographic mask, possessing the desired fishbone pattern or grid, is produced. In general, photomasks are high precision plates containing microscopic images of electronic circuits. They are made from flat pieces of quartz or glass with a layer of chrome on one side. Etched in the chrome is a portion of an electronic circuit design. The circuit design on the mask is also referred to as the geometry of the mask.
- More specifically, fishbone patterns or grids possess a tightly coupled architecture, thereby facilitating better geometry for a sensor array. The dies are arranged in rows and columns on the mask. For example, this may typically be a chromium pattern produced on a glass plate in accordance with the principles of the present invention. Other practically appropriate patterns and masking techniques could be used in the present invention without departing from the spirit and scope of the invention. U.S. Pat. Nos. 6,426,991 and 3,760,385 are hereby incorporated by reference.
- Referring to
FIG. 6 b, holes are laser cut within the wafer. The formation of holes within the wafer substrate is followed by boron diffusion and the concurrent p+ doping of the opening areas and diffusion of boron onto the walls of the holes. Methods used to form holes in substrates comprise, but are not limited to, reactive ion etching, photo patterning, and laser-based techniques, such as laser ablation, laser micromachining, and laser scribing. Lasers offer considerable flexibility and precision focus, thereby making it an effective means for forming small diameter holes, such as micro-holes having diameter of the order of approximately 125 μm or less. Preferred apparatuses, methods or systems perform laser-scribing via a Yttrium-Aluminum-Garnet (YAG) solid state laser (Q switched or pulsed), for example Neodymium (Nd:YAG) laser, Erbium (Er:YAG) laser or Holmium (Ho:YAG) laser, operating at a suitable wavelength to form micro-structures, such as trenches, kerfs, or holes. In one preferred embodiment, to form the holes, a Nd:YAG laser having a 1.06 μm emitted beam wavelength and an electrical efficiency of 2%-4% is used in conjunction with a mechanism for adjusting the position of a wafer-holding chuck. - Referring to section view A-A (3) of
FIG. 6 a, prior to undergoing laser scribing,wafer 600 a is preferably held in position for scribing by a vacuum chuck (not shown). It will be appreciated, however, that other types of article-holding devices may be used within the spirit and scope of the present invention. Thewafer 600 a has a plurality of SiO2 formations 616 a and discontinuousn+ layers 615 a. - Referring now to
FIG. 6 b,regions 601 b enclosed within pairs of dotted lines, as illustrated in section view A-A (4), represent the portion of thewafer 600 b where cutting, via the preferred laser scribing apparatus, is conducted to form the contact holes. The aperture of the laser device used and the focal distance of the cutting beam determine the diameter of hole. Preferably, the diameter ofholes 601 b is at or about 125 μm. A person of ordinary skill would appreciate that the specifications of the holes, in terms of diameter and depth, are not restricted to the aforesaid specifications and can be adjusted to suit varied economical, technical or operational specifications. -
Holes 601 b are formed by the laser beam emitted from the laser scribing device such that they extend through thewafer 600 b, across its thickness in entirety, and to the back side of thewafer 600 b. Theholes 601 b serve as contact holes used for making an electrical connection between a front surface p+ layer and a back surface electrical contact. - Referring to section view A-A (5) of
FIG. 6 b, once contact holes 601 b have been cut, open areas and sidewalls of theholes 601 b are doped with a material of selected conductivity type, such as n-type or p-type. In one embodiment, the p+ doping layers are formed at various regions indicated therein, as p+ suction diode (p+ S.D.) 602 b, p+ back side (p+ B.S.) 603 b, and p+ active pixel (p+ A.P.) 604 b, respectively. In one embodiment, the doping process possesses the following specifications: a dopant Boron (B), a dopant conductivity type p+, a sidewall target junction depth of approximately 1 to 2 micron, and a dopant source BBr3. Target junction depths, as specified in the specifications, can be achieved by the use of boron diffusion techniques though there are other approaches available in the prior art. - As shown in section view A-A (6) of
FIG. 6 c, at least a portion of the SiO2 layer is stripped off and an anti-reflective (AR)coating layer 602 c is deposited on thewafer 600 c. This is followed by the growth of a layer of SiO2 via a standard oxidation process. Preferably, the process-related specifications are as follows: a layer thickness of 2900 angstroms at a rate of 3λ/4@540 nm if a fishbone structure is used. If a non-fishbone structure is used, a layer thickness of at or about 950 to 1000 angstroms is the preferred specification. - Referring to section view A-A (7) of
FIG. 6 c, the front side of thewafer 600 c comprisesAR coating 602 c and the back side comprises a grown oxide SiO2 layer. A contact window masking, followed by etching of the contact window oxide on the back side of thewafer 600 c, is performed. An n+ ring is etched at the periphery of the wafer. The back side of thewafer 600 c is metallized using an alloy of aluminum-nickel-gold (Al—Ni—Au), after which metal masking and etching is performed on the back side of thewafer 600 c. - The above discussion is aimed towards providing a preferred embodiment incorporating the novel aspects of the present invention and it should be understood that the foregoing illustration is not the only application where the present invention can be reduced down to practice. The present invention can be suitably modified to incorporate other possible embodiments as well. The scope of the invention is defined solely by the accompanying claims and within the scope of the claims; the present invention can be employed in various other situations. For example, other device-to-device isolation, active are patterning, active area reduction, reduction of crosstalk, formation of electrical contacts via through holes, and reduction of radiation damage techniques could be employed while still staying within the scope of the present invention.
Claims (22)
1-37. (canceled)
38. A photodiode comprising:
a. a silicon wafer having a front side and a back side, wherein said wafer has a thickness of 300 microns or less and wherein each of said front side and back side has a surface;
b. a n+ layer formed within said wafer and located proximate to said back side;
c. a p+ layer formed with said wafer and located proximate to said front side, wherein said p+ layer and said n+ layer are separated by an area and wherein said area comprises an active region;
d. a first metallic area formed on the front side surface, said first metallic area in electrical communication with the p+ layer and forming an anode;
e. a second metallic area formed on the back side surface, said second metallic area in electrical communication with the n+ layer and forming a cathode;
f. a connection region extending between said first metallic area and said second metallic area, and placing said first metallic area and said second metallic area in electrical communication, wherein said connection region is formed by generating a hole in said wafer and filling said hole with conductive and insulating material.
39. The photodiode of claim 38 wherein said connection region comprises side walls and wherein said side walls are covered by a first insulating layer, a first conducting layer, and a second insulating layer.
40. The photodiode of claim 39 wherein the first insulating layer is an oxide.
41. The photodiode of claim 39 wherein the second insulating layer is an oxide.
42. The photodiode of claim 39 wherein the first conducting layer is doped poly-silicon.
43. The photodiode of claim 39 wherein the second insulating layer is in physical communication with a filler.
44. The photodiode of claim 43 wherein the filler is undoped poly-silicon.
45. The photodiode of claim 38 wherein said active region comprises a doped material of a n conductivity type.
46. The photodiode of claim 38 wherein said active region comprises a doped material of a p conductivity type.
47. The photodiode of claim 38 wherein said wafer is encircled by a metallic ring.
48. The photodiode of claim 47 wherein silicon underneath the metal ring is doped with an impurity of a selected conductivity type.
49. A photodiode comprising:
a. a silicon wafer having a front side and a back side, wherein said wafer has a thickness of 300 microns or less and wherein each of said front side and back side has a surface;
b. a p+ layer formed within said wafer and located proximate to said back side;
c. a n+ layer formed with said wafer and located proximate to said front side, wherein said p+ layer and said n+ layer are separated by an area and wherein said area comprises an active region;
d. a first metallic area formed on the front side surface, said first metallic area in electrical communication with the n+ layer and forming an cathode;
e. a second metallic area formed on the back side surface, said second metallic area in electrical communication with the p+ layer and forming an anode;
f. a connection region extending between said first metallic area and said second metallic area, and placing said first metallic area and said second metallic area in electrical communication, wherein said connection region is formed by generating a hole in said wafer and filling said hole with conductive and insulating material.
50. The photodiode of claim 49 wherein said connection region comprises side walls and wherein said side walls are covered by a first insulating layer, a first conducting layer, and a second insulating layer.
51. The photodiode of claim 50 wherein the first insulating layer is an oxide.
52. The photodiode of claim 50 wherein the second insulating layer is an oxide.
53. The photodiode of claim 50 wherein the first conducting layer is doped poly-silicon.
54. The photodiode of claim 50 wherein the second insulating layer is in physical communication with a filler.
55. The photodiode of claim 43 wherein the filler is undoped poly-silicon.
56. The photodiode of claim 49 wherein said active region comprises a doped material of a n conductivity type.
57. The photodiode of claim 49 wherein said active region comprises a doped material of a p conductivity type.
58. The photodiode of claim 49 wherein said wafer is encircled by a metallic ring.
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/505,610 US20100084730A1 (en) | 2003-05-05 | 2009-07-20 | Front Illuminated Back Side Contact Thin Wafer Detectors |
US12/709,621 US8519503B2 (en) | 2006-06-05 | 2010-02-22 | High speed backside illuminated, front side contact photodiode array |
US12/722,685 US8035183B2 (en) | 2003-05-05 | 2010-03-12 | Photodiodes with PN junction on both front and back sides |
US13/225,245 US20120061788A1 (en) | 2003-05-05 | 2011-09-02 | Photodiodes with pn-junction on both front and back sides |
US13/955,299 US8907440B2 (en) | 2003-05-05 | 2013-07-31 | High speed backside illuminated, front side contact photodiode array |
US14/531,287 US20150137302A1 (en) | 2006-06-05 | 2014-11-03 | High Speed Backside Illuminated, Front Side Contact Photodiode Array |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US46818103P | 2003-05-05 | 2003-05-05 | |
US10/797,324 US7057254B2 (en) | 2003-05-05 | 2004-03-10 | Front illuminated back side contact thin wafer detectors |
US11/401,099 US7579666B2 (en) | 2003-05-05 | 2006-04-10 | Front illuminated back side contact thin wafer detectors |
US12/505,610 US20100084730A1 (en) | 2003-05-05 | 2009-07-20 | Front Illuminated Back Side Contact Thin Wafer Detectors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/401,099 Continuation US7579666B2 (en) | 2003-05-05 | 2006-04-10 | Front illuminated back side contact thin wafer detectors |
Related Child Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/325,304 Continuation-In-Part US7898055B2 (en) | 2003-05-05 | 2008-12-01 | Photodiode with controlled current leakage |
US12/709,621 Continuation-In-Part US8519503B2 (en) | 2003-05-05 | 2010-02-22 | High speed backside illuminated, front side contact photodiode array |
US12/722,685 Continuation-In-Part US8035183B2 (en) | 2003-05-05 | 2010-03-12 | Photodiodes with PN junction on both front and back sides |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100084730A1 true US20100084730A1 (en) | 2010-04-08 |
Family
ID=33423701
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/797,324 Expired - Fee Related US7057254B2 (en) | 2003-05-05 | 2004-03-10 | Front illuminated back side contact thin wafer detectors |
US11/401,099 Expired - Fee Related US7579666B2 (en) | 2003-05-05 | 2006-04-10 | Front illuminated back side contact thin wafer detectors |
US12/505,610 Abandoned US20100084730A1 (en) | 2003-05-05 | 2009-07-20 | Front Illuminated Back Side Contact Thin Wafer Detectors |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/797,324 Expired - Fee Related US7057254B2 (en) | 2003-05-05 | 2004-03-10 | Front illuminated back side contact thin wafer detectors |
US11/401,099 Expired - Fee Related US7579666B2 (en) | 2003-05-05 | 2006-04-10 | Front illuminated back side contact thin wafer detectors |
Country Status (1)
Country | Link |
---|---|
US (3) | US7057254B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140093994A1 (en) * | 2006-11-01 | 2014-04-03 | Peter Steven Bui | Front-side illuminated, back-side contact double-sided pn-junction photodiode arrays |
US9035412B2 (en) | 2007-05-07 | 2015-05-19 | Osi Optoelectronics, Inc. | Thin active layer fishbone photodiode with a shallow N+ layer and method of manufacturing the same |
US9147777B2 (en) | 2009-05-12 | 2015-09-29 | Osi Optoelectronics, Inc. | Tetra-lateral position sensing detector |
US9214588B2 (en) | 2010-01-19 | 2015-12-15 | Osi Optoelectronics, Inc. | Wavelength sensitive sensor photodiodes |
US9691934B2 (en) | 2013-01-24 | 2017-06-27 | Osi Optoelectronics, Inc. | Shallow junction photodiode for detecting short wavelength light |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8519503B2 (en) | 2006-06-05 | 2013-08-27 | Osi Optoelectronics, Inc. | High speed backside illuminated, front side contact photodiode array |
US7880258B2 (en) * | 2003-05-05 | 2011-02-01 | Udt Sensors, Inc. | Thin wafer detectors with improved radiation damage and crosstalk characteristics |
US7655999B2 (en) * | 2006-09-15 | 2010-02-02 | Udt Sensors, Inc. | High density photodiodes |
US7576369B2 (en) | 2005-10-25 | 2009-08-18 | Udt Sensors, Inc. | Deep diffused thin photodiodes |
US7057254B2 (en) * | 2003-05-05 | 2006-06-06 | Udt Sensors, Inc. | Front illuminated back side contact thin wafer detectors |
US8164151B2 (en) * | 2007-05-07 | 2012-04-24 | Osi Optoelectronics, Inc. | Thin active layer fishbone photodiode and method of manufacturing the same |
US7656001B2 (en) * | 2006-11-01 | 2010-02-02 | Udt Sensors, Inc. | Front-side illuminated, back-side contact double-sided PN-junction photodiode arrays |
US8035183B2 (en) * | 2003-05-05 | 2011-10-11 | Udt Sensors, Inc. | Photodiodes with PN junction on both front and back sides |
US7256470B2 (en) * | 2005-03-16 | 2007-08-14 | Udt Sensors, Inc. | Photodiode with controlled current leakage |
US7279731B1 (en) | 2006-05-15 | 2007-10-09 | Udt Sensors, Inc. | Edge illuminated photodiodes |
US7709921B2 (en) | 2008-08-27 | 2010-05-04 | Udt Sensors, Inc. | Photodiode and photodiode array with improved performance characteristics |
US8120023B2 (en) | 2006-06-05 | 2012-02-21 | Udt Sensors, Inc. | Low crosstalk, front-side illuminated, back-side contact photodiode array |
US8085898B2 (en) * | 2009-05-08 | 2011-12-27 | Osteometer Meditech, Inc. | Apparatus for bone density assessment and monitoring |
US20100135458A1 (en) * | 2003-07-18 | 2010-06-03 | Neeraj Agrawal | X-Ray Apparatus for Bone Density Assessment and Monitoring |
CN101449388B (en) * | 2006-03-02 | 2011-01-19 | 艾斯莫斯技术有限公司 | Photodiode having increased proportion of light-sensitive area to ligth-insensitive area |
TW200818534A (en) * | 2006-08-10 | 2008-04-16 | Icemos Technology Corp | Method of manufacturing a photodiode array with through-wafer vias |
GB2449853B (en) * | 2007-06-04 | 2012-02-08 | Detection Technology Oy | Photodetector for imaging system |
US7755123B2 (en) * | 2007-08-24 | 2010-07-13 | Aptina Imaging Corporation | Apparatus, system, and method providing backside illuminated imaging device |
US20100053802A1 (en) * | 2008-08-27 | 2010-03-04 | Masaki Yamashita | Low Power Disk-Drive Motor Driver |
US7888266B2 (en) * | 2008-06-26 | 2011-02-15 | International Business Machines Corporation | Band gap modulated optical sensor |
US8008696B2 (en) * | 2008-06-26 | 2011-08-30 | International Business Machines Corporation | Band gap modulated optical sensor |
US7897434B2 (en) * | 2008-08-12 | 2011-03-01 | International Business Machines Corporation | Methods of fabricating solar cell chips |
US8101962B2 (en) * | 2009-10-06 | 2012-01-24 | Kuang Hong Precision Co., Ltd. | Carrying structure of semiconductor |
US8519260B2 (en) * | 2010-07-08 | 2013-08-27 | International Business Machines Corporation | Method to evaluate effectiveness of substrate cleanness and quantity of pin holes in an antireflective coating of a solar cell |
KR101931658B1 (en) * | 2012-02-27 | 2018-12-21 | 삼성전자주식회사 | Unit pixel of image sensor and image sensor including the same |
US9223037B2 (en) | 2012-04-09 | 2015-12-29 | Globalfoundries Inc. | Structure and method to ensure correct operation of an integrated circuit in the presence of ionizing radiation |
JP6068955B2 (en) * | 2012-11-28 | 2017-01-25 | 浜松ホトニクス株式会社 | Photodiode array |
JP6068954B2 (en) * | 2012-11-28 | 2017-01-25 | 浜松ホトニクス株式会社 | Photodiode array |
DE102018105752B4 (en) * | 2018-03-13 | 2019-10-24 | X-Fab Semiconductor Foundries Gmbh | Electrically modulated photodiode and method for its production |
Citations (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3041226A (en) * | 1958-04-02 | 1962-06-26 | Hughes Aircraft Co | Method of preparing semiconductor crystals |
US3713921A (en) * | 1971-04-01 | 1973-01-30 | Gen Electric | Geometry control of etched nuclear particle tracks |
US3765969A (en) * | 1970-07-13 | 1973-10-16 | Bell Telephone Labor Inc | Precision etching of semiconductors |
US3801390A (en) * | 1970-12-28 | 1974-04-02 | Bell Telephone Labor Inc | Preparation of high resolution shadow masks |
US3808068A (en) * | 1972-12-11 | 1974-04-30 | Bell Telephone Labor Inc | Differential etching of garnet materials |
US4190467A (en) * | 1978-12-15 | 1980-02-26 | Western Electric Co., Inc. | Semiconductor device production |
US4210923A (en) * | 1979-01-02 | 1980-07-01 | Bell Telephone Laboratories, Incorporated | Edge illuminated photodetector with optical fiber alignment |
US4290844A (en) * | 1979-02-26 | 1981-09-22 | Carson Alexiou Corporation | Focal plane photo-detector mosaic array fabrication |
US4874939A (en) * | 1986-09-25 | 1989-10-17 | Kabushiki Kaisha Kobe Seiko Sho | Method and apparatus for detecting position/variance of input light using linear and quadratic outputs |
US4887140A (en) * | 1989-04-27 | 1989-12-12 | Board Of Regents, The Univ. Of Texas System | Clover design lateral effect position-sensitive device |
US4904608A (en) * | 1985-05-03 | 1990-02-27 | U.S. Philips Corporation | Pin photodiode having a low leakage current |
US4904861A (en) * | 1988-12-27 | 1990-02-27 | Hewlett-Packard Company | Optical encoder using sufficient inactive photodetectors to make leakage current equal throughout |
US4998013A (en) * | 1988-12-27 | 1991-03-05 | Hewlett-Packard Company | Optical encoder with inactive photodetectors |
US5049962A (en) * | 1990-03-07 | 1991-09-17 | Santa Barbara Research Center | Control of optical crosstalk between adjacent photodetecting regions |
US5053318A (en) * | 1989-05-18 | 1991-10-01 | Shipley Company Inc. | Plasma processing with metal mask integration |
US5144379A (en) * | 1990-03-15 | 1992-09-01 | Fujitsu Limited | Semiconductor device having a group iii-v epitaxial semiconductor layer on a substrate |
US5214276A (en) * | 1990-11-13 | 1993-05-25 | Sumitomo Electric Indsutries, Ltd. | Semiconductor structure for photodetector |
US5237197A (en) * | 1989-06-26 | 1993-08-17 | University Of Hawaii | Integrated VLSI radiation/particle detector with biased pin diodes |
US5252142A (en) * | 1990-11-22 | 1993-10-12 | Canon Kabushiki Kaisha | Pin junction photovoltaic element having an I-type semiconductor layer with a plurality of regions having different graded band gaps |
US5254480A (en) * | 1992-02-20 | 1993-10-19 | Minnesota Mining And Manufacturing Company | Process for producing a large area solid state radiation detector |
US5276955A (en) * | 1992-04-14 | 1994-01-11 | Supercomputer Systems Limited Partnership | Multilayer interconnect system for an area array interconnection using solid state diffusion |
US5408122A (en) * | 1993-12-01 | 1995-04-18 | Eastman Kodak Company | Vertical structure to minimize settling times for solid state light detectors |
US5430321A (en) * | 1993-05-19 | 1995-07-04 | Hewlett-Packard Company | Photodiode structure |
US5446751A (en) * | 1990-05-01 | 1995-08-29 | British Telecommunications Public Limited Company | Optoelectronic device |
US5501990A (en) * | 1994-05-09 | 1996-03-26 | Motorola, Inc. | High density LED arrays with semiconductor interconnects |
US5576559A (en) * | 1994-11-01 | 1996-11-19 | Intevac, Inc. | Heterojunction electron transfer device |
US5599389A (en) * | 1990-02-14 | 1997-02-04 | Kabushiki Kaisha Toshiba | Compound semiconductor and method of manufacturing the same |
US5656508A (en) * | 1995-03-22 | 1997-08-12 | Motorola | Method of making two dimensional organic light emitting diode array for high density information image manifestation apparatus |
US5818096A (en) * | 1996-04-05 | 1998-10-06 | Nippon Telegraph And Telephone Corp. | Pin photodiode with improved frequency response and saturation output |
US5825047A (en) * | 1989-12-27 | 1998-10-20 | Nec Corporation | Optical semiconductor device |
US5869834A (en) * | 1994-09-16 | 1999-02-09 | Sitek Electro Optics Ab | Photodetector having an integrated function for elimination of the effects of stray light |
US5889313A (en) * | 1996-02-08 | 1999-03-30 | University Of Hawaii | Three-dimensional architecture for solid state radiation detectors |
US5923720A (en) * | 1997-06-17 | 1999-07-13 | Molecular Metrology, Inc. | Angle dispersive x-ray spectrometer |
US5928438A (en) * | 1995-10-05 | 1999-07-27 | Ebara Solar, Inc. | Structure and fabrication process for self-aligned locally deep-diffused emitter (SALDE) solar cell |
US6027956A (en) * | 1998-02-05 | 2000-02-22 | Integration Associates, Inc. | Process for producing planar dielectrically isolated high speed pin photodiode |
US6121552A (en) * | 1997-06-13 | 2000-09-19 | The Regents Of The University Of Caliofornia | Microfabricated high aspect ratio device with an electrical isolation trench |
US6218684B1 (en) * | 1997-12-09 | 2001-04-17 | Sumitomo Electric Industries, Ltd. | Photodiode with buffer layer |
US20010034105A1 (en) * | 2000-04-20 | 2001-10-25 | Carlson Lars S. | Technique for suppression of edge current in semiconductor devices |
US6326300B1 (en) * | 1998-09-21 | 2001-12-04 | Taiwan Semiconductor Manufacturing Company | Dual damascene patterned conductor layer formation method |
US6326649B1 (en) * | 1999-01-13 | 2001-12-04 | Agere Systems, Inc. | Pin photodiode having a wide bandwidth |
US6352517B1 (en) * | 1998-06-02 | 2002-03-05 | Stephen Thomas Flock | Optical monitor of anatomical movement and uses thereof |
US20020056845A1 (en) * | 2000-11-14 | 2002-05-16 | Yasuhiro Iguchi | Semiconductor photodiode and an optical receiver |
US6426991B1 (en) * | 2000-11-16 | 2002-07-30 | Koninklijke Philips Electronics N.V. | Back-illuminated photodiodes for computed tomography detectors |
US6438296B1 (en) * | 2000-05-22 | 2002-08-20 | Lockhead Martin Corporation | Fiber optic taper coupled position sensing module |
US6489635B1 (en) * | 1999-03-01 | 2002-12-03 | Sensors Unlimited | Epitaxially grown p-type diffusion source for photodiode fabrication |
US6504158B2 (en) * | 2000-12-04 | 2003-01-07 | General Electric Company | Imaging array minimizing leakage currents |
US6510195B1 (en) * | 2001-07-18 | 2003-01-21 | Koninklijke Philips Electronics, N.V. | Solid state x-radiation detector modules and mosaics thereof, and an imaging method and apparatus employing the same |
US6546171B2 (en) * | 2000-04-25 | 2003-04-08 | Nec Corporation | Structure for shielding stray light in optical waveguide module |
US6569700B2 (en) * | 2001-05-31 | 2003-05-27 | United Microelectronics Corp. | Method of reducing leakage current of a photodiode |
US6593636B1 (en) * | 2000-12-05 | 2003-07-15 | Udt Sensors, Inc. | High speed silicon photodiodes and method of manufacture |
US6670258B2 (en) * | 2000-04-20 | 2003-12-30 | Digirad Corporation | Fabrication of low leakage-current backside illuminated photodiodes |
US20040104351A1 (en) * | 2002-08-09 | 2004-06-03 | Katsumi Shibayama | Photodiode array, method of making the same, and radiation detector |
US20040129992A1 (en) * | 2002-09-24 | 2004-07-08 | Hamamatsu Photonics K.K. | Photodiode array and method of making the same |
US6772729B2 (en) * | 2001-06-28 | 2004-08-10 | Delphi Technologies, Inc. | Swirl port system for a diesel engine |
US20040222358A1 (en) * | 2003-05-05 | 2004-11-11 | Bui Peter Steven | Thin wafer detectors with improved radiation damage and crosstalk characteristics |
US20040222482A1 (en) * | 2003-05-05 | 2004-11-11 | Peter Steven Bui | Front illuminated back side contact thin wafer detectors |
US6826080B2 (en) * | 2002-05-24 | 2004-11-30 | Nexflash Technologies, Inc. | Virtual ground nonvolatile semiconductor memory array architecture and integrated circuit structure therefor |
US20040241897A1 (en) * | 2003-05-26 | 2004-12-02 | Do-Young Rhee | Edge-illuminated refracting-facet type light receiving device and method for manufacturing the same |
US20040262652A1 (en) * | 2003-06-25 | 2004-12-30 | Goushcha Alexander O | Ultra thin back-illuminated photodiode array structures and fabrication methods |
US7057257B2 (en) * | 1999-09-01 | 2006-06-06 | Micron Technology, Inc. | Semiconductor processing methods of forming transistors, semiconductor processing methods of forming dynamic random access memory circuitry, and related integrated circuitry |
US20060220078A1 (en) * | 2005-03-16 | 2006-10-05 | Udt Sensors, Inc. | Photodiode with controlled current leakage |
US20060278898A1 (en) * | 2003-07-29 | 2006-12-14 | Katusmi Shibayama | Backside-illuminated photodetector and method for manufacturing same |
US20070090394A1 (en) * | 2005-10-25 | 2007-04-26 | Udt Sensors, Inc. | Deep diffused thin photodiodes |
US7279731B1 (en) * | 2006-05-15 | 2007-10-09 | Udt Sensors, Inc. | Edge illuminated photodiodes |
US20070278534A1 (en) * | 2006-06-05 | 2007-12-06 | Peter Steven Bui | Low crosstalk, front-side illuminated, back-side contact photodiode array |
US20080067622A1 (en) * | 2006-09-15 | 2008-03-20 | Peter Steven Bui | High density photodiodes |
US20080128846A1 (en) * | 2003-05-05 | 2008-06-05 | Udt Sensors, Inc. | Thin wafer detectors with improved radiation damage and crosstalk characteristics |
US20080277753A1 (en) * | 2007-05-07 | 2008-11-13 | Peter Steven Bui | Thin active layer fishbone photodiode and method of manufacturing the same |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH022691A (en) | 1988-06-17 | 1990-01-08 | Nec Corp | Semiconductor light receiving device |
JPH08204224A (en) | 1995-01-23 | 1996-08-09 | Sumitomo Electric Ind Ltd | Compound semiconductor light receiving element and fabrication thereof |
WO2000052766A1 (en) | 1999-03-01 | 2000-09-08 | Sensors Unlimited Inc. | DOPED STRUCTURES FOR IMPROVED InGaAs PERFORMANCE IN IMAGING DEVICES |
CA2307745A1 (en) | 1999-07-15 | 2001-01-15 | Sumitomo Electric Industries, Ltd. | Photodiode |
-
2004
- 2004-03-10 US US10/797,324 patent/US7057254B2/en not_active Expired - Fee Related
-
2006
- 2006-04-10 US US11/401,099 patent/US7579666B2/en not_active Expired - Fee Related
-
2009
- 2009-07-20 US US12/505,610 patent/US20100084730A1/en not_active Abandoned
Patent Citations (76)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3041226A (en) * | 1958-04-02 | 1962-06-26 | Hughes Aircraft Co | Method of preparing semiconductor crystals |
US3765969A (en) * | 1970-07-13 | 1973-10-16 | Bell Telephone Labor Inc | Precision etching of semiconductors |
US3801390A (en) * | 1970-12-28 | 1974-04-02 | Bell Telephone Labor Inc | Preparation of high resolution shadow masks |
US3713921A (en) * | 1971-04-01 | 1973-01-30 | Gen Electric | Geometry control of etched nuclear particle tracks |
US3808068A (en) * | 1972-12-11 | 1974-04-30 | Bell Telephone Labor Inc | Differential etching of garnet materials |
US4190467A (en) * | 1978-12-15 | 1980-02-26 | Western Electric Co., Inc. | Semiconductor device production |
US4210923A (en) * | 1979-01-02 | 1980-07-01 | Bell Telephone Laboratories, Incorporated | Edge illuminated photodetector with optical fiber alignment |
US4290844A (en) * | 1979-02-26 | 1981-09-22 | Carson Alexiou Corporation | Focal plane photo-detector mosaic array fabrication |
US4904608A (en) * | 1985-05-03 | 1990-02-27 | U.S. Philips Corporation | Pin photodiode having a low leakage current |
US4874939A (en) * | 1986-09-25 | 1989-10-17 | Kabushiki Kaisha Kobe Seiko Sho | Method and apparatus for detecting position/variance of input light using linear and quadratic outputs |
US4904861A (en) * | 1988-12-27 | 1990-02-27 | Hewlett-Packard Company | Optical encoder using sufficient inactive photodetectors to make leakage current equal throughout |
US4998013A (en) * | 1988-12-27 | 1991-03-05 | Hewlett-Packard Company | Optical encoder with inactive photodetectors |
US4887140A (en) * | 1989-04-27 | 1989-12-12 | Board Of Regents, The Univ. Of Texas System | Clover design lateral effect position-sensitive device |
US5053318A (en) * | 1989-05-18 | 1991-10-01 | Shipley Company Inc. | Plasma processing with metal mask integration |
US5237197A (en) * | 1989-06-26 | 1993-08-17 | University Of Hawaii | Integrated VLSI radiation/particle detector with biased pin diodes |
US5825047A (en) * | 1989-12-27 | 1998-10-20 | Nec Corporation | Optical semiconductor device |
US5599389A (en) * | 1990-02-14 | 1997-02-04 | Kabushiki Kaisha Toshiba | Compound semiconductor and method of manufacturing the same |
US5049962A (en) * | 1990-03-07 | 1991-09-17 | Santa Barbara Research Center | Control of optical crosstalk between adjacent photodetecting regions |
US5144379A (en) * | 1990-03-15 | 1992-09-01 | Fujitsu Limited | Semiconductor device having a group iii-v epitaxial semiconductor layer on a substrate |
US5446751A (en) * | 1990-05-01 | 1995-08-29 | British Telecommunications Public Limited Company | Optoelectronic device |
US5214276A (en) * | 1990-11-13 | 1993-05-25 | Sumitomo Electric Indsutries, Ltd. | Semiconductor structure for photodetector |
US5252142A (en) * | 1990-11-22 | 1993-10-12 | Canon Kabushiki Kaisha | Pin junction photovoltaic element having an I-type semiconductor layer with a plurality of regions having different graded band gaps |
US5254480A (en) * | 1992-02-20 | 1993-10-19 | Minnesota Mining And Manufacturing Company | Process for producing a large area solid state radiation detector |
US5276955A (en) * | 1992-04-14 | 1994-01-11 | Supercomputer Systems Limited Partnership | Multilayer interconnect system for an area array interconnection using solid state diffusion |
US5430321A (en) * | 1993-05-19 | 1995-07-04 | Hewlett-Packard Company | Photodiode structure |
US5408122A (en) * | 1993-12-01 | 1995-04-18 | Eastman Kodak Company | Vertical structure to minimize settling times for solid state light detectors |
US5501990A (en) * | 1994-05-09 | 1996-03-26 | Motorola, Inc. | High density LED arrays with semiconductor interconnects |
US5869834A (en) * | 1994-09-16 | 1999-02-09 | Sitek Electro Optics Ab | Photodetector having an integrated function for elimination of the effects of stray light |
US5576559A (en) * | 1994-11-01 | 1996-11-19 | Intevac, Inc. | Heterojunction electron transfer device |
US5656508A (en) * | 1995-03-22 | 1997-08-12 | Motorola | Method of making two dimensional organic light emitting diode array for high density information image manifestation apparatus |
US5928438A (en) * | 1995-10-05 | 1999-07-27 | Ebara Solar, Inc. | Structure and fabrication process for self-aligned locally deep-diffused emitter (SALDE) solar cell |
US5889313A (en) * | 1996-02-08 | 1999-03-30 | University Of Hawaii | Three-dimensional architecture for solid state radiation detectors |
US5818096A (en) * | 1996-04-05 | 1998-10-06 | Nippon Telegraph And Telephone Corp. | Pin photodiode with improved frequency response and saturation output |
US6121552A (en) * | 1997-06-13 | 2000-09-19 | The Regents Of The University Of Caliofornia | Microfabricated high aspect ratio device with an electrical isolation trench |
US5923720A (en) * | 1997-06-17 | 1999-07-13 | Molecular Metrology, Inc. | Angle dispersive x-ray spectrometer |
US6218684B1 (en) * | 1997-12-09 | 2001-04-17 | Sumitomo Electric Industries, Ltd. | Photodiode with buffer layer |
US6027956A (en) * | 1998-02-05 | 2000-02-22 | Integration Associates, Inc. | Process for producing planar dielectrically isolated high speed pin photodiode |
US6352517B1 (en) * | 1998-06-02 | 2002-03-05 | Stephen Thomas Flock | Optical monitor of anatomical movement and uses thereof |
US6326300B1 (en) * | 1998-09-21 | 2001-12-04 | Taiwan Semiconductor Manufacturing Company | Dual damascene patterned conductor layer formation method |
US6326649B1 (en) * | 1999-01-13 | 2001-12-04 | Agere Systems, Inc. | Pin photodiode having a wide bandwidth |
US6489635B1 (en) * | 1999-03-01 | 2002-12-03 | Sensors Unlimited | Epitaxially grown p-type diffusion source for photodiode fabrication |
US7057257B2 (en) * | 1999-09-01 | 2006-06-06 | Micron Technology, Inc. | Semiconductor processing methods of forming transistors, semiconductor processing methods of forming dynamic random access memory circuitry, and related integrated circuitry |
US6734416B2 (en) * | 2000-04-20 | 2004-05-11 | Digirad Corporation | Fabrication of low leakage-current backside illuminated photodiodes |
US20010034105A1 (en) * | 2000-04-20 | 2001-10-25 | Carlson Lars S. | Technique for suppression of edge current in semiconductor devices |
US20040206886A1 (en) * | 2000-04-20 | 2004-10-21 | Digirad Corporation, A Delaware Corporation | Fabrication of low leakage-current backside illuminated photodiodes |
US6670258B2 (en) * | 2000-04-20 | 2003-12-30 | Digirad Corporation | Fabrication of low leakage-current backside illuminated photodiodes |
US6546171B2 (en) * | 2000-04-25 | 2003-04-08 | Nec Corporation | Structure for shielding stray light in optical waveguide module |
US6438296B1 (en) * | 2000-05-22 | 2002-08-20 | Lockhead Martin Corporation | Fiber optic taper coupled position sensing module |
US20020056845A1 (en) * | 2000-11-14 | 2002-05-16 | Yasuhiro Iguchi | Semiconductor photodiode and an optical receiver |
US6426991B1 (en) * | 2000-11-16 | 2002-07-30 | Koninklijke Philips Electronics N.V. | Back-illuminated photodiodes for computed tomography detectors |
US6504158B2 (en) * | 2000-12-04 | 2003-01-07 | General Electric Company | Imaging array minimizing leakage currents |
US6593636B1 (en) * | 2000-12-05 | 2003-07-15 | Udt Sensors, Inc. | High speed silicon photodiodes and method of manufacture |
US6569700B2 (en) * | 2001-05-31 | 2003-05-27 | United Microelectronics Corp. | Method of reducing leakage current of a photodiode |
US6772729B2 (en) * | 2001-06-28 | 2004-08-10 | Delphi Technologies, Inc. | Swirl port system for a diesel engine |
US6510195B1 (en) * | 2001-07-18 | 2003-01-21 | Koninklijke Philips Electronics, N.V. | Solid state x-radiation detector modules and mosaics thereof, and an imaging method and apparatus employing the same |
US6826080B2 (en) * | 2002-05-24 | 2004-11-30 | Nexflash Technologies, Inc. | Virtual ground nonvolatile semiconductor memory array architecture and integrated circuit structure therefor |
US20040104351A1 (en) * | 2002-08-09 | 2004-06-03 | Katsumi Shibayama | Photodiode array, method of making the same, and radiation detector |
US20040129992A1 (en) * | 2002-09-24 | 2004-07-08 | Hamamatsu Photonics K.K. | Photodiode array and method of making the same |
US20040222358A1 (en) * | 2003-05-05 | 2004-11-11 | Bui Peter Steven | Thin wafer detectors with improved radiation damage and crosstalk characteristics |
US20040222482A1 (en) * | 2003-05-05 | 2004-11-11 | Peter Steven Bui | Front illuminated back side contact thin wafer detectors |
US7057254B2 (en) * | 2003-05-05 | 2006-06-06 | Udt Sensors, Inc. | Front illuminated back side contact thin wafer detectors |
US20080128846A1 (en) * | 2003-05-05 | 2008-06-05 | Udt Sensors, Inc. | Thin wafer detectors with improved radiation damage and crosstalk characteristics |
US20060255420A1 (en) * | 2003-05-05 | 2006-11-16 | Bui Peter S | Front illuminated back side contact thin wafer detectors |
US20040241897A1 (en) * | 2003-05-26 | 2004-12-02 | Do-Young Rhee | Edge-illuminated refracting-facet type light receiving device and method for manufacturing the same |
US20040262652A1 (en) * | 2003-06-25 | 2004-12-30 | Goushcha Alexander O | Ultra thin back-illuminated photodiode array structures and fabrication methods |
US7112465B2 (en) * | 2003-06-25 | 2006-09-26 | Semicoa Semiconductors | Fabrication methods for ultra thin back-illuminated photodiode array |
US20060278898A1 (en) * | 2003-07-29 | 2006-12-14 | Katusmi Shibayama | Backside-illuminated photodetector and method for manufacturing same |
US7256470B2 (en) * | 2005-03-16 | 2007-08-14 | Udt Sensors, Inc. | Photodiode with controlled current leakage |
US20070257329A1 (en) * | 2005-03-16 | 2007-11-08 | Bui Peter S | Photodiode with Controlled Current Leakage |
US20060220078A1 (en) * | 2005-03-16 | 2006-10-05 | Udt Sensors, Inc. | Photodiode with controlled current leakage |
US20070090394A1 (en) * | 2005-10-25 | 2007-04-26 | Udt Sensors, Inc. | Deep diffused thin photodiodes |
US7279731B1 (en) * | 2006-05-15 | 2007-10-09 | Udt Sensors, Inc. | Edge illuminated photodiodes |
US20070296005A1 (en) * | 2006-05-15 | 2007-12-27 | Bui Peter S | Edge Illuminated Photodiodes |
US20070278534A1 (en) * | 2006-06-05 | 2007-12-06 | Peter Steven Bui | Low crosstalk, front-side illuminated, back-side contact photodiode array |
US20080067622A1 (en) * | 2006-09-15 | 2008-03-20 | Peter Steven Bui | High density photodiodes |
US20080277753A1 (en) * | 2007-05-07 | 2008-11-13 | Peter Steven Bui | Thin active layer fishbone photodiode and method of manufacturing the same |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140093994A1 (en) * | 2006-11-01 | 2014-04-03 | Peter Steven Bui | Front-side illuminated, back-side contact double-sided pn-junction photodiode arrays |
US9178092B2 (en) * | 2006-11-01 | 2015-11-03 | Osi Optoelectronics, Inc. | Front-side illuminated, back-side contact double-sided PN-junction photodiode arrays |
US9035412B2 (en) | 2007-05-07 | 2015-05-19 | Osi Optoelectronics, Inc. | Thin active layer fishbone photodiode with a shallow N+ layer and method of manufacturing the same |
US9147777B2 (en) | 2009-05-12 | 2015-09-29 | Osi Optoelectronics, Inc. | Tetra-lateral position sensing detector |
US9577121B2 (en) | 2009-05-12 | 2017-02-21 | Osi Optoelectronics, Inc. | Tetra-lateral position sensing detector |
US9214588B2 (en) | 2010-01-19 | 2015-12-15 | Osi Optoelectronics, Inc. | Wavelength sensitive sensor photodiodes |
US9691934B2 (en) | 2013-01-24 | 2017-06-27 | Osi Optoelectronics, Inc. | Shallow junction photodiode for detecting short wavelength light |
Also Published As
Publication number | Publication date |
---|---|
US20040222482A1 (en) | 2004-11-11 |
US7057254B2 (en) | 2006-06-06 |
US20060255420A1 (en) | 2006-11-16 |
US7579666B2 (en) | 2009-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7579666B2 (en) | Front illuminated back side contact thin wafer detectors | |
US8278729B2 (en) | Front-side illuminated, back-side contact double-sided PN-junction photodiode arrays | |
US7880258B2 (en) | Thin wafer detectors with improved radiation damage and crosstalk characteristics | |
US7655999B2 (en) | High density photodiodes | |
US9276022B2 (en) | Low crosstalk, front-side illuminated, back-side contact photodiode array | |
US7242069B2 (en) | Thin wafer detectors with improved radiation damage and crosstalk characteristics | |
EP1636856B1 (en) | Ultra thin back-illuminated photodiode array structures and fabrication methods | |
US8907440B2 (en) | High speed backside illuminated, front side contact photodiode array | |
US9214588B2 (en) | Wavelength sensitive sensor photodiodes | |
JPH04217363A (en) | Control of optical crosstalk between light-detecting regions | |
KR20080100473A (en) | Photodiode having increased proportion of light-sensitive area to ligth-insensitive area | |
US9178092B2 (en) | Front-side illuminated, back-side contact double-sided PN-junction photodiode arrays | |
JP4707885B2 (en) | Photodetector | |
US11335823B2 (en) | Silicon carbide ultraviolet light photodetector | |
KR19990036096A (en) | Photodiodes and methods for making same | |
JP5600690B2 (en) | Avalanche photodiode and manufacturing method thereof | |
CN115881749A (en) | Single photon avalanche diode device with shaped junction regions | |
CN115332384A (en) | Single photon detector and manufacturing method thereof | |
EP4266384A1 (en) | Photodiodes with serpentine shaped electrical junction |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINIS Free format text: NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS;ASSIGNOR:OSI OPTOELECTRONICS, INC.;REEL/FRAME:025150/0964 Effective date: 20070727 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |