US20100070837A1 - Power Reduced Queue Based Data Detection and Decoding Systems and Methods for Using Such - Google Patents
Power Reduced Queue Based Data Detection and Decoding Systems and Methods for Using Such Download PDFInfo
- Publication number
- US20100070837A1 US20100070837A1 US12/270,713 US27071308A US2010070837A1 US 20100070837 A1 US20100070837 A1 US 20100070837A1 US 27071308 A US27071308 A US 27071308A US 2010070837 A1 US2010070837 A1 US 2010070837A1
- Authority
- US
- United States
- Prior art keywords
- data set
- detector
- buffer
- data
- unified memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001514 detection method Methods 0.000 title claims abstract description 89
- 238000000034 method Methods 0.000 title claims abstract description 67
- 239000000872 buffer Substances 0.000 claims abstract description 182
- 230000015654 memory Effects 0.000 claims abstract description 140
- 238000012545 processing Methods 0.000 claims abstract description 25
- 230000005540 biological transmission Effects 0.000 claims description 24
- 238000012546 transfer Methods 0.000 claims description 11
- 238000004891 communication Methods 0.000 claims description 3
- 230000008569 process Effects 0.000 description 42
- 238000012937 correction Methods 0.000 description 24
- 238000012805 post-processing Methods 0.000 description 9
- 238000007781 pre-processing Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 8
- 230000003139 buffering effect Effects 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 238000013459 approach Methods 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 230000003321 amplification Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000011143 downstream manufacturing Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- 238000011144 upstream manufacturing Methods 0.000 description 2
- 230000001413 cellular effect Effects 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0047—Decoding adapted to other signal detection operation
- H04L1/005—Iterative decoding, including iteration between signal detection and decoding operation
- H04L1/0051—Stopping criteria
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0071—Use of interleaving
Abstract
Description
- The present application claims priority to (is a non-provisional of) U.S. Pat. App. No. 61/097,771 entitled “Power Reduced Queue Based Data Detection and Decoding Systems and Methods for Using Such”, and filed Sep. 17, 2008 by Xu et al. The entirety of the aforementioned application is incorporated herein by reference for all purposes.
- The present inventions are related to systems and methods for detecting and/or decoding information, and more particularly to systems and methods for performing iterative data decoding and/or detection.
- Various data transfer systems have been developed including storage systems, cellular telephone systems, and radio transmission systems. In each of the systems data is transferred from a sender to a receiver via some medium. For example, in a storage system, data is sent from a sender (i.e., a write function) to a receiver (i.e., a read function) via a storage medium. The effectiveness of any transfer is impacted by any losses in data caused by various factors. In some cases, an encoding/decoding process is used to enhance the ability to detect a data error and to correct such data errors. As an example, a simple data detection and decode may be performed, however, such a simple process often lacks the capability to converge on a corrected data stream.
- To heighten the possibility of convergence, various existing processes utilize two or more detection and decode iterations. Turning to
FIG. 1 , an exemplary prior art two stage data detection anddecode circuit 100 is depicted. Two stage data detection anddecode circuit 100 receives adata input 105 that is applied to adetector 110. A hard and soft output fromdetector 110 is provided to anLDPC decoder 115.Input 105 is fed forward via abuffer 130 to anotherdetector 120.Detector 120 uses a soft output ofLDPC decider 115 andinput 105 to perform an additional data detection process. A hard and soft output fromdetector 120 is provided to anLDPC decoder 125 that performs a second decoding process and provides anoutput 135. Where the initial detection and decode provided bydetector 110 andLDPC decoder 115 does not converge, the subsequent detection and decode provided bydetector 120 andLDPC decoder 125 provide an additional opportunity to converge. Such an approach, however, requires two iterations for each input data set introduced asinput 105. This may waste significant power and introduce unnecessary latency where the input is capable of converging in a single iteration. Further, in some cases two iterations is insufficient to result in a convergence. Thus, such an approach is both wasteful in some conditions and insufficient in other conditions. - Hence, for at least the aforementioned reasons, there exists a need in the art for advanced systems and methods for data processing.
- The present inventions are related to systems and methods for detecting and/or decoding information, and more particularly to systems and methods for performing iterative data decoding and/or detection.
- Various embodiments of the present invention provide variable iteration data processing systems. Such systems include a first detector, a second detector, a decoder and a unified memory buffer. An input data set is received by the first detector that performs a data detection and provides a first detected data set. The decoder receives a derivative of the first detected data set and performs a decoding operation that yields a decoded data set. In some cases, the derivative of the first detected data set is an interleaved version of the first detected data set. The decoded data set is written to a unified memory buffer. The first decoded data set is retrievable from the unified memory buffer and a derivative thereof is provided to the second detector. In some cases, the derivative of the decoded is a de-interleaved version of the decoded data set. The second detector is operable to perform a data detection on the derivative of the decoded data set and to provide a second detected data set that is written to the unified memory buffer.
- In some instances of the aforementioned embodiments, the unified memory buffer is further operable to provide the derivative of the second detected data set to the decoder via an input buffer and a multiplexer. In some such instances, the system further includes an interleaver that is operable to receive the first detected data set and to provide the derivative of the first detected data set to the decoder via the multiplexer.
- In various instances of the aforementioned embodiments, the system further includes an output buffer. In such instances, the decoder is operable to provide the decoded data set to the output buffer when the decoded data set converges. A de-interleaver may be included that is operable to receive the decoded data set from the unified memory and to de-interleave the decoded data set. In some cases, the output of the decoder includes both a hard output and a soft output. In such cases, the output buffer may only receive the hard output.
- Other embodiments of the present invention provide methods for processing a data input. The methods include providing a first detector and a second detector. A data detection is performed on an input data set using the first detector to generate a first detected data set. The first detected data set is interleaved and the first interleaved data set is decoded. The decoded data set is written to a unified memory buffer. The decoded data set may then be read from the unified memory buffer and de-interleaved to generate a de-interleaved data set. A data detection is performed on the de-interleaved data set that generates a second detected data set. The second detected data set is interleaved, and the second interleaved data set is written to the unified memory buffer. In some cases, the location to which the second interleaved data set is written is the same as that to which the decoded data set was originally written.
- In various instances of the aforementioned embodiments, the decoded data set is a first decoded data set, and the methods further include decoding the second interleaved data set to generate a second decoded data set; determining whether the second decoded data set converged; and based at least in part on said determination of convergence, providing at least a portion of the second decoded data set to an output buffer. Other instances of the aforementioned embodiments of the present invention include: decoding the second interleaved data set to generate a second decoded data set; determining whether the second decoded data set converged; writing the second decoded data set to the unified memory buffer; de-interleaving the second decoded data set to generate a second de-interleaved data set; performing a data detection on the second de-interleaved data set to generate a third detected data set; interleaving the third detected data set to generate a third interleaved data set; and writing the third interleaved data set to the unified memory buffer. In some such cases, the third interleaved data set is written to the same location in the unified memory buffer that the first decoded data set was written.
- This summary provides only a general outline of some embodiments of the invention. Many other objects, features, advantages and other embodiments of the invention will become more fully apparent from the following detailed description, the appended claims and the accompanying drawings.
- A further understanding of the various embodiments of the present invention may be realized by reference to the figures which are described in remaining portions of the specification. In the figures, like reference numerals are used throughout several figures to refer to similar components. In some instances, a sub-label consisting of a lower case letter is associated with a reference numeral to denote one of multiple similar components. When reference is made to a reference numeral without specification to an existing sub-label, it is intended to refer to all such multiple similar components.
-
FIG. 1 depicts a prior art two stage data detection and decoding system; -
FIG. 2 depicts a queuing detection and decoding circuit without a unified memory; -
FIG. 3 depicts a queuing detection and decoding circuit utilizing a unified memory in accordance with one or more embodiments of the present invention; -
FIGS. 4 a-4 b are timing diagrams depicting exemplary operations of the queuing detection and decoding circuit ofFIG. 3 in accordance with some embodiments of the present invention; -
FIG. 5 is a flow diagram showing a method in accordance with some embodiments of the present invention for performing variable iterative detection and decoding processes using a unified memory; and -
FIGS. 6 a-6 b depict data transfer systems using a queuing detection and decoding approach in accordance with some embodiments of the present invention. - The present inventions are related to systems and methods for detecting and/or decoding information, and more particularly to systems and methods for performing iterative data decoding and/or detection.
- In some implementations, a queuing detection/decoding circuits have been designed to include an input memory and a separate output memory servicing a secondary channel detector. An example of such a queuing detection/decoding circuit is included in U.S. patent application Ser. No. entitled “Systems and Methods for Queue Based Data Detection and Decoding”, and filed May 2, 2008 by Yang et al. The aforementioned patent application is assigned to an entity common hereto, and the entirety of the aforementioned patent application is incorporated herein by reference for all purposes. Turning to
FIG. 2 , one implementation of a queuing detection/decoding circuit 300 with separate input and output memories associated with a second channel detector is depicted. Queuing detection/decoding circuit 300 includes adata input 304 that is fed to achannel detector 308.Channel detector 308 may be any type of channel detector known in the art including, but not limited to, a soft output Viterbi algorithm detector (SOVA) or a maximum a posteriori (MAP) detector. In addition,data input 304 is provided to ainput data buffer 312 that is designed to hold a number of data sets received fromdata input 304. The size ofinput data buffer 312 may be selected to provide sufficient buffering such that a data set input viadata input 304 remains available at least until a first iteration processing of that same data set is complete and the processed data is available in a ping pong buffer 348 (i.e., a queuing buffer).Input data buffer 312 provides the data sets to achannel detector 316. Similar tochannel detector 308,channel detector 316 may be any type of channel detector known in the art including, but not limited to, a SOVA detector or a MAP detector. - The output of both
channel detector 308 andchannel detector 316 are provided to aninterleaver circuit 328 via amultiplexer 320. Such outputs may be, for example, log likelihood ratio values.Interleaver circuit 328 interleaves the output ofchannel detector 308 and separately interleaves the output ofchannel detector 316 using two ping pong buffers 324, 332. One of the buffers inping pong buffer 324 holds the result of a prior interleaving process of the output fromchannel detector 308 and is unloaded to anLDPC decoder 336, while the other buffer ofping pong buffer 324 holds a data set fromchannel detector 308 that is currently being interleaved. Similarly, one of the buffers inping pong buffer 332 holds the result of a prior interleaving process of the output fromchannel detector 316 and is unloaded toLDPC decoder 336, while the other buffer ofping pong buffer 324 holds a data set fromchannel detector 316 that is currently being interleaved. -
LDPC decoder 336 is capable of decoding one or more data sets simultaneously. As an example,LDPC decoder 336 may be designed to decode an interleaved data set fromping pong buffer 324, or an interleaved data set fromping pong buffer 332, or to decode interleaved data sets fromping pong buffer 324 andping pong buffer 332 simultaneously. The decoded data is either provided as ahard decision output 340 and/or to one of the buffers in a buffer in aping pong buffer 348. Ade-interleaver circuit 344 de-interleaves the data in the ping-pong buffer 348 and provides it a an input tochannel detector 316. The other buffer ofping pong buffer 348 holds a decoded data set currently being processed byLDPC decoder 336.Hard decision output 340 is provided to anoutput data buffer 360. The data inoutput data buffer 360 is ultimately de-iunterleaved using ade-interleaver circuit 356, and the output ofde-interleaver circuit 356 is provided as anoutput 370. - In operation, a first data set is introduced via
data input 304 tochannel detector 308.Channel detector 308 performs its channel detection algorithm and provides both a hard output and a soft output tomultiplexer 320. The hard and soft decision data passed viamultiplexer 320 is interleaved using aninterleaver circuit 328, and the interleaved data is written to one buffer ofping pong buffer 324. At the same time the detector output is written into the buffer, data from the another of the ping pong buffers 324, 328 is provided toLDPC decoder 336 where the decoding process is applied. Where the data converges,LDPC decoder 336 writes its output ashard decision output 340 tooutput data buffer 360 and the processing is completed for that particular data set. Alternatively, where the data does not converge,LDPC decoder 336 writes its output (both soft and hard) toping pong buffer 348. As more fully described below, the scheduling guarantees that there is at least one empty buffer for holding this new set of data, and this strategy assures that each data input is guaranteed the possibility of at least two global iterations (i.e., two passes through a detector and decoder pair). - The data written to ping
pong buffer 348 is fed back tochannel detector 316 after being de-ineterleaved byde-interleaver 344.Channel detector 316 selects the data set that corresponds to the output inping pong buffer 348 frominput data buffer 312 and performs a subsequent data detection aided by the soft output data generated byLDPC decoder 336 fed back fromping pong buffer 348. By using the previously generated soft data for data maintained ininput data buffer 312,channel detector 316 generally performs a subsequent channel detection with heightened accuracy. The output of this subsequent channel detection is passed to interleaver 328 viamultiplexer 320. The data is written to one buffer ofping pong buffer 332, andinterleaver 328 interleaves the data. The interleaved data is then passed toLDPC decoder 336 where it is decoded a second time. Similar to the first iteration, a decision is made as to whether the data converged or whether there is insufficient space inping pong buffer 348 to handle the data. Where such is the case,LDPC decoder 336 writes its output ashard decision output 340 tooutput data buffer 360 and the processing is complete for that particular data set. Alternatively, where the data does not converge and there is sufficient buffer space inping pong buffer 348 to receive an additional data set, writes its output (both soft and hard) toping pong buffer 348 where it is passed back tochannel detector 316 for a third pass. Sufficient space is defined inping pong buffer 348 by having at least reserved space for the data set from the first detector and decoder after the data set from the second detector and decoder is written into the ping pong buffer. - It should be noted that, as an example, a first data set may be applied at
data input 304 and that it takes a number of iterations to converge while all subsequent data sets applied atdata input 304 converge on the first pass (i.e., on a single iteration). In such a case, the first data set may be processed a number of times (i.e., a number of iterations) that is limited by the amount of memory available inoutput data buffer 360. Onceoutput data buffer 360 is full or once an ordered set of outputs are available, the most recent hard decision output corresponding to the first data set is provided as a hard decision output and de-interleaver 356 re-orders the outputs putting the first output in the first position. With this done,output data buffer 360 is de-interleaved byde-interleaver 356 and the results of the de-interleaving process are provided asoutput 370. In some embodiments of the present invention, de-interleaver 356 does not perform a re-ordering function andoutput data buffer 360 has a very limited size. In such a case, it is conceivable that a data set could be processed a very large number times (i.e., a large number of iterations) only limited by how long a recipient ofoutput 370 is willing to wait for the data. As another example, it is possible that all data applied asdata input 304 converges on its first pass. In such a case,channel detector 316,LDPC decoder 336 and/orde-interleaver 344 may be placed in a power saving mode to conserve power. As yet another example, it may be the case that all data sets applied atdata input 304 fail to converge on the first pass (i.e., a single iteration). In such a case, all data sets would be iterated twice. It should also be noted that one or more additional channel detectors may be added along with additional space in ping pong buffers 324, 332, 348 that would facilitate more iterations in the situation where a significant number of closely located data sets fail to converge. In such cases, all data sets can be guaranteed to be decoded with number of iterations the same as the number of detectors. - Based on the disclosure provided herein, it will be appreciated that queuing detection/
decoding circuit 300 allows for performance of a variable number of detection and decoding iterations depending upon the introduced data. Further, in some cases, considerable power savings may be achieved through use of queuing detection/decoding circuit 300. Yet further, in some cases, a faster LDPC decoder may be implemented allowing for an increased throughput where substantial first iteration data convergence exists as multiple iterations are not necessarily required. Yet further, by allowing results ofLDPC decoder 336 to be reported out of order, upstream processing does not have to wait for the completion of downstream processing. Re-ordering of the out of order results may be done by queuing detection/decoding circuit 300 or by a downstream recipient ofoutput 370. - Of note, queuing detection/
decoding circuit 300 includes aping pong buffer 332 separate fromping pong buffer 348. Various embodiments of the present invention redefine the data flow such thatping pong buffer 332 andping pong buffer 348 can be unified. In such cases, similar performance can be achieved where the unified memory is equivalent to the larger ofping pong buffer 332 orping pong buffer 348. Thus, at a maximum, the unified memory is half the size of the combined size ofping pong buffer 332 andping pong buffer 348. This reduction in size provides various benefits including, but not necessarily limited to, a reduction in power consumption for the same performance and a reduction in physical area of a detection/decoding circuit. This savings in memory becomes more significant where code/sector section demands greater memory per unit of decoding. Table 1 provides some examples of memory sizes required to support a separateping pong buffer 332 andping pong buffer 348 based on different code/sector implementations. -
TABLE 1 Exemplary Memory Requirements for Non-Unified Memory Implementations Memory Overall Memory Code Type Configuration Size Two Way Interleaving with Codeword Size 37 × 72 × 5 2 × 37 × 72 × 5 2 × 26640 = 53280 Three Way Interleaving with Codeword Size 37 × 72 × 5 3 × 37 × 72 × 5 2 × 39960 = 79920 Two Way Interleaving with Codeword Size 44 × 72 × 5 2 × 44 × 72 × 5 2 × 31680 = 63360 Eight Way Interleaving with Codeword Size 34 × 72 × 5 8 × 34 × 72 × 5 2 × 97920 = 195840 Six Way Interleaving with Codeword Size 44 × 72 × 5 6 × 44 × 72 × 5 2 × 95040 = 190080 - Turning to
FIG. 3 , a queuing detection/decoding circuit 400 including aunified memory 462 is depicted in accordance with various embodiments of the present invention. Queuing detection/decoding circuit 400 includes adata input 404 that is fed to achannel detector 408.Channel detector 408 may be any type of channel detector known in the art including, but not limited to, a soft output Viterbi algorithm detector (SOVA) or a maximum a posteriori (MAP) detector. Based on the disclosure provided herein, one of ordinary skill in the art will recognize a variety of channel detectors that may be used in accordance with different embodiments of the present invention. In addition,data input 404 is provided to amemory buffer 412 that is designed to hold a number of data sets received fromdata input 404. The size ofmemory buffer 412 may be selected to provide sufficient buffering such that a data set input viadata input 404 remains available at least until a first iteration processing of that same data set is complete and the processed data is available inunified memory 462 after a first decoding operation as more fully described below.Memory buffer 412 provides the data sets to achannel detector 416. Similar tochannel detector 408,channel detector 416 may be any type of channel detector known in the art including, but not limited to, a SOVA detector or a MAP detector. Again, based on the disclosure provided herein, one of ordinary skill in the art will recognize a variety of channel detectors that may be used in accordance with different embodiments of the present invention. - The output of
channel detector 408 is provided to aninterleaver circuit 422 where it is interleaved and then stored to one buffer of aping pong buffer 424. The other buffer of ping pong buffer may include previously interleaved data that is provided to anLDPC decoder 436 via amultiplexer 420.LDPC decoder 436 is capable of decoding two data sets in the same time that one data set takes to become available frominterleaver circuit 422 and stored to pingpong buffer 424. As an example,LDPC decoder 436 may be designed to decode an interleaved data set fromping pong buffer 424, or to decode interleaved data sets from anLDPC input buffer 434. Thus, amultiplexer output 421 may be either supplied formLDPC input buffer 434 or fromping pong buffer 424.LDPC decoder 436 performs one or more local iterations on a given data set before providing decoded results to anLDPC output buffer 438. Once LDPC decoding is complete for the particular data set, the entire decoded data set (i.e., output 439) is transferred fromLDPC output buffer 438 to a defined codeword location inunified memory 462. In addition, where the data set converged, the entire decoded data set is transferred to anoutput memory buffer 460 where it is maintained prior to being re-assembled with various other component parts of a codeword. Ultimately, the re-assembled codeword is pulled fromoutput memory buffer 460, de-interleaved using ade-interleaver circuit 456 and provided as anoutput 470. - Where a data set does not converge after processing through
LDPC decoder 436, the data set may be marked for another global iteration once achannel detector 416 becomes free to perform the iteration. Oncechannel detector 416 is free, the data set previously written fromLDPC output buffer 438 tounified memory 462 is retrieved (i.e., output 471) and de-interleaved using ade-interleaving circuit 472. Anoutput 473 ofde-interleaving circuit 472 is provided tochannel detector 416.Channel detector 416 also receivesinput 404 that corresponds in time withoutput 473 frommemory buffer 412.Channel detector 416 performs a detection process on the data and provides its output to aninterleaver circuit 474 that interleaves the received data and writes it back tounified memory 462. In some cases, interleaveddata 475 is written to the same location thatoutput 471 was taken from when the data was originally provided tode-interleaver circuit 472 and then tochannel detector 416. - Once
LDPC decoder 436 is free to perform a subsequent decode of interleaveddata 475, it is pulled fromunified memory 462 to anLDPC input buffer 434. FromLDPC input buffer 434, the interleaved data is provided toLDPC decoder 436 viamultiplexer 420.LDPC decoder 436 then performs one or more local iterations on the data and provides the result toLDPC output buffer 438. Similar to the first global iteration, where the data set converges, it is provided tooutput memory buffer 460 where it is maintained prior to being re-assembled with various other component parts of a codeword. Ultimately, the re-assembled codeword is pulled fromoutput memory buffer 460, de-interleaved using ade-interleaver circuit 456 and provided as anoutput 470. - Similar to queuing detection/
decoding circuit 300, queuing detection/decoding circuit 400 provides an ability to perform a variable number of global iterations on a given data set depending upon convergence and available memory. Further, in some cases, a faster LDPC decoder may be implemented allowing for an increased throughput where substantial first iteration data convergence exists as multiple iterations are not necessarily required. Yet further, by allowing results ofLDPC decoder 436 to be reported out of order, upstream processing does not have to wait for the completion of downstream processing. Re-ordering of the out of order results may be done by queuing detection/decoding circuit 400 or by a downstream recipient ofoutput 470. In addition, the use ofunified memory 462 results in a reduction in required area and power consumption as the actual memory area is reduced. -
TABLE 2 Exemplary Memory Requirements for Unified Memory Implementations Memory Overall Memory Code Type Configuration Size Two Way Interleaving with Codeword Size 37 × 72 × 5 2 × 37 × 72 × 5 1 × 26640 = 26640 Three Way Interleaving with Codeword Size 37 × 72 × 5 3 × 37 × 72 × 5 1 × 39960 = 39960 Two Way Interleaving with Codeword Size 44 × 72 × 5 2 × 44 × 72 × 5 1 × 31680 = 31680 Eight Way Interleaving with Codeword Size 34 × 72 × 5 8 × 34 × 72 × 5 1 × 97920 = 97920 Six Way Interleaving with Codeword Size 44 × 72 × 5 6 × 44 × 72 × 5 1 × 95040 = 95040 - Queuing detection/
decoding circuit 400 provides a queuing capability that allows for variable global iteration of multiple codewords where a global iteration includes a sequential detection and decoding process. The possibility of two global iterations is guaranteed, but not required. In queuing detection/decoding circuit 400, an input codeword may be initially processed using a MAP detector and a subsequent LDPC decoder. If the codeword does not converge, its soft information may be stored into the LDPC soft output (i.e., queuing buffer) memory, and this queued codeword can then be processed in a subsequent global iteration by a second detector and the LDPC decoder until it either converges or must be passed on as an output due to latency constraints or lack of memory. The subsequent processing continues until at least one of the following conditions holds: the LDPC decoder successfully decodes the codeword (i.e., all parity checks are satisfied); the queue memory is full, and the earlier queued codeword has to give way to the new coming codeword; and/or the queued codeword has been in the system for more than a maximum latency time. The maximum latency time is determined by the size of a hard decision buffer (i.e., an output buffer) if such is utilized (measured in number of codewords). When used as a reordering buffer, the smallest meaningful size is sufficient to hold two codewords. A decoding failure occurs when a codeword is pushed out into the hard-decision buffer before the LDPC decoding converges. - It should be noted that while a specific implementation of a queuing detection/decoding circuit is disclosed herein, that a number of other variations are possible in accordance with different embodiments of the present invention. For example, separate decoders may be implemented with each corresponding to respective channel detectors. Further, queuing detection/
decoding circuit 400 is discussed generically using the phrases “codeword” and “data set” to represent the data being processed. In one particular implementation of the present invention, “component codewords” are the blocks processed byLDPC decoder 436. A codeword may be comprised of a number of component codewords that are each assembled inoutput memory buffer 460 prior to being de-interleaved and provided asoutput 470. Based on the disclosure provided herein, one of ordinary skill in the art will recognize a variety of other modifications that may be possible in accordance with one or more embodiments of the present invention. - Turning to
FIG. 4 a, a timing diagram 500 shows an exemplary operation of queuing detection/decoding circuit 400 in accordance with one or more embodiments of the present invention. In this exemplary illustration, it is assumed that a codeword is divided into two component codewords (i.e., data sets D0 and D1), with each of the component codewords requiring two global iterations before converging. Following timing diagram 500, a series of data bits comprising a data set D0 are provided to channel detector 408 (designated 503). The received series of data bits is processed bychannel detector 408 andoutput 409 is loaded into one buffer of ping pong buffer 424 (designated 509).Interleaver circuit 422 unloads the aforementioned buffer to LDPC decoder 436 (designated 515), andLDPC decoder 436 provides the results toLDPC output buffer 438, and the data inLDPC output buffer 438 is transferred to unified memory 462 (designated 525). Data set D0 is not transferred tooutput memory buffer 460 as it has not converged. - At the same time, a subsequent series of data bits (data set D1) are provided to channel detector 408 (designated 505) and
channel detector 408 processes the newly received series of bits into the other buffer of ping pong buffer 424 (designated 511).Interleaver circuit 422 unloads the aforementioned buffer to LDPC decoder 436 (designated 517), andLDPC decoder 436 provides the results toLDPC output buffer 438, and the data inLDPC output buffer 438 is transferred to unified memory 462 (designated 527). Data set D1 is not transferred tooutput memory buffer 460 as it has not converged. - During the interim, data set D0 is retrieved from unified memory 460 (designated 543) and de-interleaved (designated 551). As the data set is de-interleaved, the de-interleaved output is loaded back into unified memory 462 (designated 535, 537). In some cases, the de-interleaved data set is loaded (designated 535, 537) back into the same location that it was originally retrieved from (designated 543). By doing so, there is no loss of performance attributable to the reduced memory when compared with the non-unified design discussed above in relation to
FIG. 2 . Of note, the transfer of data set D0 back tounified memory 462 is interrupted for a short period while data set D1 is written fromLDPC output buffer 438 to unified memory 462 (designated 527). - After being written back to
unified memory 462, data set D0 may subsequently be retrieved fromunified memory 462 and transferred to LDPC input buffer 434 (designated 547). Data set D0 may then be pulled fromLDPC input buffer 434 toLDPC decoder 436 where it goes through a second decoding process (designated 521). Once the decoding process is completed, data set D0 is written back to its same location inunified memory 462, and because it converged, it is also written to output memory buffer 460 (designated 531). As data set D0 converged, it is marked as unused inunified memory 462 freeing the location for use by a subsequent data set. - While the aforementioned process is ongoing, data set D1 is pulled from unified memory 462 (designated 545) and de-interleaved (designated 553). As the data set is de-interleaved, the de-interleaved output is loaded back into unified memory 462 (designated 539, 541). In some cases, the de-interleaved data set is loaded (designated 539, 541) back into the same location that it was originally retrieved from (designated 545). By doing so, there is no loss of performance attributable to the reduced memory when compared with the non-unified design discussed above in relation to
FIG. 2 . Again, the transfer of data set D1 back tounified memory 462 is interrupted for a short period while a subsequent data set is written fromLDPC output buffer 438 tounified memory 462. - After being written back to
unified memory 462, data set D1 may subsequently be retrieved fromunified memory 462 and transferred to LDPC input buffer 434 (designated 549). Data set D1 may then be pulled fromLDPC input buffer 434 toLDPC decoder 436 where it goes through a second decoding process (designated 523). Once the decoding process is completed, data set D1 is written back to its same location inunified memory 462, and because it converged, it is also written to output memory buffer 460 (designated 533). As data set D1 converged, it is marked as unused inunified memory 462 freeing the location for use by a subsequent data set. - With all of the component codewords of the original codeword available in
output memory buffer 460, the data sets are pulled fromoutput memory buffer 460 and assembled in the proper order. The assembled codeword is then de-interleaved and provided as output 470 (designated 555). - Turning to
FIG. 4 b, a timing diagram 501 shows an exemplary operation of queuing detection/decoding circuit 400 in accordance with one or more embodiments of the present invention. In this exemplary illustration, it is assumed that a codeword is divided into two component codewords (i.e., data sets D0 and D1 that each include two component codewords), with the first component codeword converging after two global iterations, and the second component codeword converging after a single global iteration. Following timing diagram 501, a series of data bits comprising a data set D0 are provided to channel detector 408 (designated 502). The received series of data bits is processed bychannel detector 408 andoutput 409 is interleaved usinginterleaver 422 and the interleaved data is stored into one buffer of ping pong buffer 424 (designated 508). The aforementioned buffer is unloaded to LDPC decoder 436 (designated 514) viamultiplexer 420, andLDPC decoder 436 provides the results toLDPC output buffer 438, and the data inLDPC output buffer 438 is transferred to unified memory 462 (designated 522). Data set D0 is not transferred tooutput memory buffer 460 as it has not converged. - At the same time, a subsequent series of data bits (data set D1) are provided to channel detector 408 (designated 504) and
channel detector 408 processes the newly received series of bits to interleaver 422, and the interleaved data is stored to the other buffer of ping pong buffer 424 (designated 510). Again, the aforementioned buffer is unloaded to LDPC decoder 436 (designated 516), andLDPC decoder 436 provides the results toLDPC output buffer 438, and the data inLDPC output buffer 438 is transferred to unified memory 462 (designated 524). In this case, data set D1 is also transferred tooutput memory buffer 460 as it has converged (designated 542). Further, the location to which data set D1 was written tounified memory 462 is marked as unused freeing the location for use by a subsequent data set. - During the interim, data set D0 is retrieved from unified memory 460 (designated 534) and de-interleaved (designated 538). As the data set is de-interleaved, the de-interleaved output is loaded back into unified memory 462 (designated 530, 532). In some cases, the de-interleaved data set is loaded (designated 530, 532) back into the same location that it was originally retrieved from (designated 534). By doing so, there is no loss of performance attributable to the reduced memory when compared with the non-unified design discussed above in relation to
FIG. 2 . Of note, the transfer of data set D0 back tounified memory 462 is interrupted for a short period while data set D1 is written fromLDPC output buffer 438 to unified memory 462 (designated 524). - After being written back to
unified memory 462, data set D0 may subsequently be retrieved fromunified memory 462 and transferred to LDPC input buffer 434 (designated 536). Data set D0 may then be pulled fromLDPC input buffer 434 toLDPC decoder 436 where it goes through a second decoding process (designated 520). Once the decoding process is complete, data set D0 is written back to its same location in unified memory 462 (designated 528), and because it converged, it is also written to output memory buffer 460 (designated 544). As data set D0 converged, it is marked as unused inunified memory 462 freeing the location for use by a subsequent data set. - With all of the component codewords of the original codeword available in
output memory buffer 460, the data sets are pulled fromoutput memory buffer 460 and assembled in the proper order. The assembled codeword is then de-interleaved and provided as output 470 (designated 540). - Turning to
FIG. 5 , a flow diagram 600 depicts a method in accordance with some embodiments of the present invention for performing variable iterative detection and decoding processes. Following flow diagram 600, a data input is received (block 608). This data input may be, but is not limited to, a series of data bits received from a magnetic recording medium or a series of bits received from a transmission channel. Based on the disclosure provided herein, one of ordinary skill in the art will recognize a variety of sources and formats for the received data input. A sample of the received data is stored in a buffer and retained for later processing (block 610). Data detection processes are performed on the received data (block 622), the detected data is interleaved (block 624), and the interleaved data is decoded (block 626). The decoded data is then written to a unified memory (block 628). It is then determined whether the decoding process converged (block 630), and whether there is sufficient buffering available to reprocess the data (block 632). - Where either the decoding process converged (block 630) or there is insufficient buffering available (block 632), the data written to the unified memory is marked as complete and the area of the unified memory marked as unused (block 634). This allows the memory area to be used by a later data set. It is then determined if a complete time set is available in the buffer (block 636). A complete time set includes every result corresponding to received inputs over a given period of time. Thus, for example, where the first result is delayed while two later results are reported, the complete time set exists for the three results once the first result is finally available in the buffer. It should be noted that in some embodiments of the present invention that the results are reported out of order to a recipient. In such cases, there is no need to reorder results or to determine whether complete time sets are available. Where a complete time set is available (block 636), the various portions are assembled in time order (block 638), the assembled portions are de-interleaved (block 640) and the result is reported as an output (block 642). Alternatively, the data set may simply be reported as an output prior to being assembled in time and de-interleaved. This would allow for time assembling and de-interleaving by a downstream processor. Further, it would reduce the amount of memory required for
output memory buffer 460. - Alternatively, where the decoding process failed to converge (block 630) and there is sufficient buffering available (block 632), the process of detection and decoding is repeated. In particular, the data set is pulled from the unified memory (block 602) and de-interleaved (block 604). The de-interleaved data is aligned with the corresponding sample of the data input (block 606) from
memory buffer 412. The de-interleaved data and the corresponding sample data input are provided to the second data detector where a subsequent data detection is performed (block 612) on the originally stored sample of data input (block 610) using the soft input developed in the earlier processing of the same data input (blocks - The data set may then be retrieved from the unified memory (block 618) and decoded a subsequent time using the LDPC decoder (block 620). The resulting decoded data is written back to the unified memory at the same location from which it was originally pulled (block 628). At this point, it is determined whether the data detection and decoding process is to be repeated or whether the result is to be reported.
- Turning to
FIG. 6 a, astorage system 200 including a unified memory queuing detection/decoding circuit 210 is shown in accordance with some embodiments of the present invention.Storage system 200 includes acontroller 230, achannel 240, and a physical storage medium 220. Physical storage medium 220 may be, but is not limited to, a magnetic disk. Based on the disclosure provided herein, one of ordinary skill in the art will recognize a variety of physical storage media that may be used in relation to different embodiments of the present invention.Controller 230 includes error correction encoding and decoding. In particular,controller 230 includes anerror correction encoder 204.Error correction encoder 204 may be any error correction encoder known in the art including, but not limited to, a Reed Solomon encoder or a CRC encoder, anderror correction decoder 224 may be, but is not limited to, a corresponding Reed Solomon decoder or CRC decoder. Both the aforementioned encoder and decoder may be any circuit or system known in the art that is capable of performing encoding and decoding processes.Channel 240 includes adata encoder 206 and apre-processing circuit 208. In some cases,data encoder 206 is a Low Density Parity Check (LDPC) encoder. Based on the disclosure provided herein, one of ordinary skill in the art will recognize a variety of encoding processes and corresponding decoding processes that may be implemented in accordance with different embodiments of the present invention.Pre-processing circuit 208 includes the various pre-processing circuitry that is well known in the art.Post-processing circuit 222 includes the various post-processing circuitry that is well known in the art for receiving data from a physical storage medium and for preparing the received data for data detection and decoding. - In addition,
channel 240 includes unified memory queuing detection/decoding circuit 210 that is capable of performing a variable number of detection and decoding iterations depending upon processing availability and/or convergence. Such a unified memory queuing detection/decoding circuit 210 allows for performing a variable number of iterations on a given input, while minimizing the number of iterations that must be performed. To perform this function, completion of input processing may be done out of order with the results reassembled at a later point. - In operation, a
data input 202 is received.Data input 202 may be any data set destined for storage on physical storage medium 220.Data input 202 is encoded usingerror correction encoder 204 as is known in the art. The output oferror correction encoder 204 is provided todata encoder 206 that may, for example, perform an LDPC encoding of the data. The output ofdata encoder 206 is provided topre-processing circuit 208 that may convert the output from a digital output to an analog output satisfactory for writing to physical storage medium 220. - The data previously written to physical storage medium 220 may be subsequently retrieved and processed by
post-processing circuit 222. In one case,post-processing circuit 222 performs an amplification of an analog data signal retrieved from physical storage medium 220, and converts the amplified analog signal to a digital signal that is output to unified memory queuing detection/decoding circuit 210. In turn, unified memory queuing detection/decoding circuit 210 performs a variable number of data detection and data decoding processes until either the output of the processes converges (i.e., it adequately represents the original data encoded by data encoder 206) or until insufficient resources remain to perform additional processing. Unified memory queuing detection/decoding circuit 210 provides its result as an output toerror correction decoder 224.Error correction decoder 224 performs the designated error correction processing to determine whether any errors remain and if detected, attempts to correct the errors. Once the error correction processes are completed,error correction decoder 224 provides adata output 226. In general,data output 226 corresponds todata input 202 that was originally provided for writing to physical storage medium 220. - Turning to
FIG. 6 b, atransmission system 201 including a unified memory queuing detection/decoding circuit 211 is depicted in accordance with some embodiments of the present invention.Transmission system 201 includes atransmission controller 231, atransmitter 241, atransmission channel 251, areceiver 243, and areceiver controller 233.Transmission channel 251 may be, but is not limited to, an RF transmission channel. Based on the disclosure provided herein, one of ordinary skill in the art will recognize a variety of transmission channels that may be used in relation to different embodiments of the present invention.Transmission controller 231 includes an error correction encoder that may be implemented, for example, as a Reed Solomon encoder or a CRC encoder. Similarly,receiver controller 233 includes anerror correction decoder 225 corresponding toerror correction encoder 205. Thus,error correction decoder 225 may be, for example, a CRC decoder or a Reed Solomon decoder. Both the aforementioned encoder and decoder may be any circuit or system known in the art that is capable of performing encoding and decoding processes. Based on the disclosure provided herein, one of ordinary skill in the art will recognize a variety of error correction encoder/decoder approaches that may be used in relation to different embodiments of the present invention. -
Transmitter 241 includes a data encoder 245 and apre-processing circuit 247. In some cases, data encoder 245 is an LDPC encoder. Based on the disclosure provided herein, one of ordinary skill in the art will recognize a variety of encoding processes that may be implemented in accordance with different embodiments of the present invention.Pre-processing circuit 247 includes the various pre-processing circuitry that is well known in the art. In one particular case, pre-processingcircuit 247 is operable to convert a digital data set from data encoder 245 to a corresponding RF signal suitable for transmission viatransmission channel 251. The data set transferred viatransmission channel 251 is received using a post-processing circuit 249 ofreceiver 243. Post-processing circuit 249 includes the various post-processing circuitry that is well known in the art for receiving data from a transmission channel and for preparing the received data for data detection and decoding. - In addition,
receiver 243 includes unified memory queuing detection/decoding circuit 211 that is capable of performing a variable number of detection and decoding iterations depending upon processing availability and/or convergence. Such a unified memory queuing detection/decoding circuit 211 allows for performing a variable number of iterations on a given input, while minimizing the number of iterations that must be performed. To perform this function, completion of input processing may be done out of order with the results reassembled at a later point. - In operation, a
data input 203 is received.Data input 203 may be any data set destined for transmission viatransmission channel 231.Data input 203 is encoded usingerror correction encoder 205 as is known in the art. The output oferror correction encoder 205 is provided to data encoder 245 that may, for example, perform an LDPC encoding of the data. The output of data encoder 245 is provided topre-processing circuit 247 that may convert the output from a digital output to an analog output satisfactory for transmission viatransmission channel 251. - The data transmitted via
transmission channel 251 is received and processed by post-processing circuit 249 ofreceiver 243. In one case, post-processing circuit 249 performs an amplification of an analog data signal retrieved fromtransmission channel 251, and converts the amplified analog signal to a digital signal that is output to unified memory queuing detection/decoding circuit 211. In turn, unified memory queuing detection/decoding circuit 211 performs a variable number of data detection and data decoding processes until either the output of the processes converges (i.e., it adequately represents the original data encoded by data encoder 245) or until insufficient resources remain to perform additional processing. Unified memory queuing detection/decoding circuit 211 provides its result as an output toerror correction decoder 225.Error correction decoder 225 performs the designated error correction processing to determine whether any errors remain and if detected, attempts to correct the errors. Once the error correction processes are completed,error correction decoder 225 provides adata output 227. In general,data output 227 corresponds todata input 203 that was originally provided for transmission viatransmission channel 251. - It should be noted that while
FIGS. 6 a-6 b depict a storage system and a transmission system to which a queuing detection/decoding circuit and/or process may be applied, that there are a variety of systems in which queuing detection/decoding circuits in accordance with different embodiments of the present invention may be applied. Based on the disclosure provided herein, one of ordinary skill in the art will recognize a variety of systems that may be benefited by use of a queuing detection/decoding circuit and/or process in accordance with different embodiments of the present invention. - In conclusion, the invention provides novel systems, devices, methods and arrangements for performing iterative data decoding and/or detection. While detailed descriptions of one or more embodiments of the invention have been given above, various alternatives, modifications, and equivalents will be apparent to those skilled in the art without varying from the spirit of the invention. For example, one or more embodiments of the present invention may be applied to various data storage systems and digital communication systems, such as, for example, tape recording systems, optical disk drives, wireless systems, and digital subscribe line systems. Therefore, the above description should not be taken as limiting the scope of the invention, which is defined by the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/270,713 US8245120B2 (en) | 2008-09-17 | 2008-11-13 | Power reduced queue based data detection and decoding systems and methods for using such |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US9777108P | 2008-09-17 | 2008-09-17 | |
US12/270,713 US8245120B2 (en) | 2008-09-17 | 2008-11-13 | Power reduced queue based data detection and decoding systems and methods for using such |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100070837A1 true US20100070837A1 (en) | 2010-03-18 |
US8245120B2 US8245120B2 (en) | 2012-08-14 |
Family
ID=42008314
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/270,713 Active 2031-06-15 US8245120B2 (en) | 2008-09-17 | 2008-11-13 | Power reduced queue based data detection and decoding systems and methods for using such |
Country Status (1)
Country | Link |
---|---|
US (1) | US8245120B2 (en) |
Cited By (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090273492A1 (en) * | 2008-05-02 | 2009-11-05 | Lsi Corporation | Systems and Methods for Queue Based Data Detection and Decoding |
US20100322048A1 (en) * | 2009-06-18 | 2010-12-23 | Lsi Corporation | Systems and Methods for Codec Usage Control During Storage Pre-read |
US20110080211A1 (en) * | 2008-11-20 | 2011-04-07 | Shaohua Yang | Systems and Methods for Noise Reduced Data Detection |
US20110167227A1 (en) * | 2010-01-04 | 2011-07-07 | Lsi Corporation | Systems and Methods for Updating Detector Parameters in a Data Processing Circuit |
US20110164669A1 (en) * | 2010-01-05 | 2011-07-07 | Lsi Corporation | Systems and Methods for Determining Noise Components in a Signal Set |
US8161351B2 (en) | 2010-03-30 | 2012-04-17 | Lsi Corporation | Systems and methods for efficient data storage |
US8208213B2 (en) | 2010-06-02 | 2012-06-26 | Lsi Corporation | Systems and methods for hybrid algorithm gain adaptation |
US20120236429A1 (en) * | 2011-03-17 | 2012-09-20 | Lsi Corporation | Systems and Methods for Sample Averaging in Data Processing |
US8295001B2 (en) | 2010-09-21 | 2012-10-23 | Lsi Corporation | Systems and methods for low latency noise cancellation |
US20120330584A1 (en) * | 2011-06-24 | 2012-12-27 | Lsi Corporation | Systems and Methods for Power Monitoring in a Variable Data Processing System |
US8359522B2 (en) | 2007-05-01 | 2013-01-22 | Texas A&M University System | Low density parity check decoder for regular LDPC codes |
US8381071B1 (en) | 2010-05-21 | 2013-02-19 | Lsi Corporation | Systems and methods for decoder sharing between data sets |
US8381074B1 (en) | 2010-05-21 | 2013-02-19 | Lsi Corporation | Systems and methods for utilizing a centralized queue based data processing circuit |
US8385014B2 (en) | 2010-10-11 | 2013-02-26 | Lsi Corporation | Systems and methods for identifying potential media failure |
US8413020B2 (en) | 2009-08-12 | 2013-04-02 | Lsi Corporation | Systems and methods for retimed virtual data processing |
US8418019B2 (en) | 2010-04-19 | 2013-04-09 | Lsi Corporation | Systems and methods for dynamic scaling in a data decoding system |
US20130111250A1 (en) * | 2011-10-28 | 2013-05-02 | Lsi Corporation | Systems and Methods for Power Measurement in a Data Processing System |
US8443249B2 (en) | 2010-04-26 | 2013-05-14 | Lsi Corporation | Systems and methods for low density parity check data encoding |
US8443271B1 (en) | 2011-10-28 | 2013-05-14 | Lsi Corporation | Systems and methods for dual process data decoding |
US8443250B2 (en) | 2010-10-11 | 2013-05-14 | Lsi Corporation | Systems and methods for error correction using irregular low density parity check codes |
US8446683B2 (en) | 2011-02-22 | 2013-05-21 | Lsi Corporation | Systems and methods for data pre-coding calibration |
US8479086B2 (en) | 2011-10-03 | 2013-07-02 | Lsi Corporation | Systems and methods for efficient parameter modification |
US8499231B2 (en) | 2011-06-24 | 2013-07-30 | Lsi Corporation | Systems and methods for reduced format non-binary decoding |
US8527831B2 (en) | 2010-04-26 | 2013-09-03 | Lsi Corporation | Systems and methods for low density parity check data decoding |
US8527858B2 (en) | 2011-10-28 | 2013-09-03 | Lsi Corporation | Systems and methods for selective decode algorithm modification |
US8531320B2 (en) | 2011-11-14 | 2013-09-10 | Lsi Corporation | Systems and methods for memory efficient data decoding |
US8539328B2 (en) | 2011-08-19 | 2013-09-17 | Lsi Corporation | Systems and methods for noise injection driven parameter selection |
US8560929B2 (en) | 2011-06-24 | 2013-10-15 | Lsi Corporation | Systems and methods for non-binary decoding |
US8560930B2 (en) | 2010-10-11 | 2013-10-15 | Lsi Corporation | Systems and methods for multi-level quasi-cyclic low density parity check codes |
US8566379B2 (en) | 2010-11-17 | 2013-10-22 | Lsi Corporation | Systems and methods for self tuning target adaptation |
US8566665B2 (en) | 2011-06-24 | 2013-10-22 | Lsi Corporation | Systems and methods for error correction using low density parity check codes using multiple layer check equations |
US8578241B2 (en) | 2011-10-10 | 2013-11-05 | Lsi Corporation | Systems and methods for parity sharing data processing |
US8611033B2 (en) | 2011-04-15 | 2013-12-17 | Lsi Corporation | Systems and methods for selective decoder input data processing |
US8661071B2 (en) | 2010-10-11 | 2014-02-25 | Lsi Corporation | Systems and methods for partially conditioned noise predictive equalization |
US8661324B2 (en) | 2011-09-08 | 2014-02-25 | Lsi Corporation | Systems and methods for non-binary decoding biasing control |
US8667039B2 (en) | 2010-11-17 | 2014-03-04 | Lsi Corporation | Systems and methods for variance dependent normalization for branch metric calculation |
US8670955B2 (en) | 2011-04-15 | 2014-03-11 | Lsi Corporation | Systems and methods for reliability assisted noise predictive filtering |
US8683309B2 (en) | 2011-10-28 | 2014-03-25 | Lsi Corporation | Systems and methods for ambiguity based decode algorithm modification |
US8681439B2 (en) | 2010-09-13 | 2014-03-25 | Lsi Corporation | Systems and methods for handling sector gaps in inter-track interference compensation |
US8681441B2 (en) | 2011-09-08 | 2014-03-25 | Lsi Corporation | Systems and methods for generating predictable degradation bias |
US8689062B2 (en) | 2011-10-03 | 2014-04-01 | Lsi Corporation | Systems and methods for parameter selection using reliability information |
US8699167B2 (en) | 2011-02-16 | 2014-04-15 | Lsi Corporation | Systems and methods for data detection using distance based tuning |
US8750447B2 (en) | 2010-11-02 | 2014-06-10 | Lsi Corporation | Systems and methods for variable thresholding in a pattern detector |
US8751913B2 (en) | 2011-11-14 | 2014-06-10 | Lsi Corporation | Systems and methods for reduced power multi-layer data decoding |
US8767333B2 (en) | 2011-09-22 | 2014-07-01 | Lsi Corporation | Systems and methods for pattern dependent target adaptation |
US8810940B2 (en) | 2011-02-07 | 2014-08-19 | Lsi Corporation | Systems and methods for off track error recovery |
US8819527B2 (en) | 2011-07-19 | 2014-08-26 | Lsi Corporation | Systems and methods for mitigating stubborn errors in a data processing system |
US8830613B2 (en) | 2011-07-19 | 2014-09-09 | Lsi Corporation | Storage media inter-track interference cancellation |
US8850276B2 (en) | 2011-09-22 | 2014-09-30 | Lsi Corporation | Systems and methods for efficient data shuffling in a data processing system |
US8850289B2 (en) * | 2012-07-27 | 2014-09-30 | Lsi Corporation | Quality based priority data processing with soft guaranteed iteration |
US8854754B2 (en) | 2011-08-19 | 2014-10-07 | Lsi Corporation | Systems and methods for local iteration adjustment |
US8854753B2 (en) | 2011-03-17 | 2014-10-07 | Lsi Corporation | Systems and methods for auto scaling in a data processing system |
US8862960B2 (en) | 2011-10-10 | 2014-10-14 | Lsi Corporation | Systems and methods for parity shared data encoding |
US8879182B2 (en) | 2011-07-19 | 2014-11-04 | Lsi Corporation | Storage media inter-track interference cancellation |
US8887034B2 (en) | 2011-04-15 | 2014-11-11 | Lsi Corporation | Systems and methods for short media defect detection |
US9026572B2 (en) | 2011-08-29 | 2015-05-05 | Lsi Corporation | Systems and methods for anti-causal noise predictive filtering in a data channel |
US9219469B2 (en) | 2010-09-21 | 2015-12-22 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for filter constraint estimation |
US9343082B2 (en) | 2010-03-30 | 2016-05-17 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for detecting head contact |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10263644B1 (en) * | 2015-10-28 | 2019-04-16 | Xilinx, Inc. | Hybrid architecture for LDPC channel coding in data center |
Citations (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5278846A (en) * | 1990-06-11 | 1994-01-11 | Matsushita Electric Industrial Co., Ltd. | Digital signal decoder |
US5325402A (en) * | 1991-04-30 | 1994-06-28 | Nec Corporation | Method and arrangement for estimating data sequences transmsitted using Viterbi algorithm |
US5392299A (en) * | 1992-01-15 | 1995-02-21 | E-Systems, Inc. | Triple orthogonally interleaed error correction system |
US5513192A (en) * | 1992-08-28 | 1996-04-30 | Sun Microsystems, Inc. | Fault tolerant disk drive system with error detection and correction |
US5612964A (en) * | 1991-04-08 | 1997-03-18 | Haraszti; Tegze P. | High performance, fault tolerant orthogonal shuffle memory and method |
US5642365A (en) * | 1993-07-05 | 1997-06-24 | Mitsubishi Denki Kabushiki Kaisha | Transmitter for encoding error correction codes and a receiver for decoding error correction codes on a transmission frame |
US5666513A (en) * | 1996-01-05 | 1997-09-09 | Unisys Corporation | Automatic reconfiguration of multiple-way cache system allowing uninterrupted continuing processor operation |
US5701314A (en) * | 1995-12-21 | 1997-12-23 | Cirrus Logic, Inc. | On-the-fly error correction using thermal asperity erasure pointers from a sampled amplitude read channel in a magnetic disk drive |
US5717706A (en) * | 1994-03-04 | 1998-02-10 | Sony Corporation | Apparatus and method for detecting signal points using signal point-mapping |
US5844945A (en) * | 1994-04-12 | 1998-12-01 | Goldstar Co., Ltd. | Viterbi decoder for a high definition television |
US5898710A (en) * | 1995-06-06 | 1999-04-27 | Globespan Technologies, Inc. | Implied interleaving, a family of systematic interleavers and deinterleavers |
US5923713A (en) * | 1996-02-28 | 1999-07-13 | Sony Corporation | Viterbi decoder |
US5978414A (en) * | 1996-07-03 | 1999-11-02 | Matsushita Electric Industrial Co., Ltd. | Transmission rate judging unit |
US5983383A (en) * | 1997-01-17 | 1999-11-09 | Qualcom Incorporated | Method and apparatus for transmitting and receiving concatenated code data |
US6005897A (en) * | 1997-12-16 | 1999-12-21 | Mccallister; Ronald D. | Data communication system and method therefor |
US6023783A (en) * | 1996-05-15 | 2000-02-08 | California Institute Of Technology | Hybrid concatenated codes and iterative decoding |
US6029264A (en) * | 1997-04-28 | 2000-02-22 | The Trustees Of Princeton University | System and method for error correcting a received data stream in a concatenated system |
US6216251B1 (en) * | 1999-04-30 | 2001-04-10 | Motorola Inc | On-chip error detection and correction system for an embedded non-volatile memory array and method of operation |
US6266795B1 (en) * | 1999-05-28 | 2001-07-24 | Lucent Technologies Inc. | Turbo code termination |
US6317472B1 (en) * | 1997-08-07 | 2001-11-13 | Samsung Electronics Co., Ltd. | Viterbi decoder |
US6351832B1 (en) * | 1999-05-28 | 2002-02-26 | Lucent Technologies Inc. | Turbo code symbol interleaver |
US6377610B1 (en) * | 1997-04-25 | 2002-04-23 | Deutsche Telekom Ag | Decoding method and decoding device for a CDMA transmission system for demodulating a received signal available in serial code concatenation |
US6438717B1 (en) * | 1999-05-26 | 2002-08-20 | 3Com Corporation | High speed parallel bit error rate tester |
US6473878B1 (en) * | 1999-05-28 | 2002-10-29 | Lucent Technologies Inc. | Serial-concatenated turbo codes |
US6625775B1 (en) * | 1998-12-10 | 2003-09-23 | Samsung Electronics Co., Ltd. | Encoder/decoder with serial concatenated structure in communication system |
US6671404B1 (en) * | 1997-02-14 | 2003-12-30 | Hewlett-Packard Development Company, L.P. | Method and apparatus for recognizing patterns |
US20040098659A1 (en) * | 2002-11-18 | 2004-05-20 | Bjerke Bjorn A. | Rate-compatible LDPC codes |
US6748034B2 (en) * | 1997-12-19 | 2004-06-08 | Sony Corporation | Viterbi decoding apparatus and viterbi decoding method |
US6757862B1 (en) * | 2000-08-21 | 2004-06-29 | Handspring, Inc. | Method and apparatus for digital data error correction coding |
US6788654B1 (en) * | 1998-01-29 | 2004-09-07 | Nippon Hoso Kyokai | Digital data receiver |
US6810502B2 (en) * | 2000-01-28 | 2004-10-26 | Conexant Systems, Inc. | Iteractive decoder employing multiple external code error checks to lower the error floor |
US20050216819A1 (en) * | 2004-02-19 | 2005-09-29 | Trellisware Technologies, Inc. | Method and apparatus for communications using turbo like codes |
US20050273688A1 (en) * | 2004-06-02 | 2005-12-08 | Cenk Argon | Data communication system with multi-dimensional error-correction product codes |
US6986098B2 (en) * | 2001-11-20 | 2006-01-10 | Lsi Logic Corporation | Method of reducing miscorrections in a post-processor using column parity checks |
US20060020872A1 (en) * | 2004-07-21 | 2006-01-26 | Tom Richardson | LDPC encoding methods and apparatus |
US20060031737A1 (en) * | 2004-02-19 | 2006-02-09 | Trellisware Technologies, Inc. | Method and apparatus for communications using improved turbo like codes |
US7010051B2 (en) * | 2000-03-24 | 2006-03-07 | Sony Corporation | Coding apparatus, coding method and recording medium having coded program recorded therein, and decoding apparatus, decoding method and recording medium having decoded program recorded therein |
US7047474B2 (en) * | 2002-12-23 | 2006-05-16 | Do-Jun Rhee | Decoding concatenated codes via parity bit recycling |
US7058873B2 (en) * | 2002-11-07 | 2006-06-06 | Carnegie Mellon University | Encoding method using a low density parity check code with a column weight of two |
US20060140311A1 (en) * | 2004-12-23 | 2006-06-29 | Agere Systems Inc. | Composite data detector and a method for detecting data |
US20060168493A1 (en) * | 2005-01-24 | 2006-07-27 | Agere Systems Inc. | Data detection and decoding system and method |
US7093179B2 (en) * | 2001-03-22 | 2006-08-15 | University Of Florida | Method and coding means for error-correction utilizing concatenated parity and turbo codes |
US20060195772A1 (en) * | 2005-02-28 | 2006-08-31 | Nils Graef | Method and apparatus for evaluating performance of a read channel |
US20060248435A1 (en) * | 2005-04-29 | 2006-11-02 | Haratsch Erich F | Method and apparatus for iterative error-erasure decoding |
US20070011569A1 (en) * | 2005-06-20 | 2007-01-11 | The Regents Of The University Of California | Variable-rate low-density parity check codes with constant blocklength |
US7184486B1 (en) * | 2000-04-27 | 2007-02-27 | Marvell International Ltd. | LDPC encoder and decoder and method thereof |
US20070047635A1 (en) * | 2005-08-24 | 2007-03-01 | Stojanovic Vladimir M | Signaling system with data correlation detection |
US7191378B2 (en) * | 2002-07-03 | 2007-03-13 | The Directv Group, Inc. | Method and system for providing low density parity check (LDPC) encoding |
US7257764B2 (en) * | 2003-11-03 | 2007-08-14 | Broadcom Corporation | FEC (Forward Error Correction) decoder with dynamic parameters |
US20070286270A1 (en) * | 2001-09-05 | 2007-12-13 | Mediatek Inc. | Read channel apparatus and method for an optical storage system |
US20080049825A1 (en) * | 2006-08-25 | 2008-02-28 | Broadcom Corporation | Equalizer with reorder |
US20080168330A1 (en) * | 2007-01-08 | 2008-07-10 | Agere Systems Inc. | Systems and methods for prioritizing error correction data |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006016751A2 (en) | 2004-08-09 | 2006-02-16 | Lg Electronics Inc. | Method of encoding and decoding using low density parity check matrix |
US7213767B2 (en) | 2005-02-23 | 2007-05-08 | Sdgi Holding, Inc. | Sleeve-type RFID tag |
-
2008
- 2008-11-13 US US12/270,713 patent/US8245120B2/en active Active
Patent Citations (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5278846A (en) * | 1990-06-11 | 1994-01-11 | Matsushita Electric Industrial Co., Ltd. | Digital signal decoder |
US5612964A (en) * | 1991-04-08 | 1997-03-18 | Haraszti; Tegze P. | High performance, fault tolerant orthogonal shuffle memory and method |
US5325402A (en) * | 1991-04-30 | 1994-06-28 | Nec Corporation | Method and arrangement for estimating data sequences transmsitted using Viterbi algorithm |
US5392299A (en) * | 1992-01-15 | 1995-02-21 | E-Systems, Inc. | Triple orthogonally interleaed error correction system |
US5513192A (en) * | 1992-08-28 | 1996-04-30 | Sun Microsystems, Inc. | Fault tolerant disk drive system with error detection and correction |
US5642365A (en) * | 1993-07-05 | 1997-06-24 | Mitsubishi Denki Kabushiki Kaisha | Transmitter for encoding error correction codes and a receiver for decoding error correction codes on a transmission frame |
US6041432A (en) * | 1994-03-04 | 2000-03-21 | Sony Corporation | Apparatus and method for detecting signal points using signal point-mapping |
US5717706A (en) * | 1994-03-04 | 1998-02-10 | Sony Corporation | Apparatus and method for detecting signal points using signal point-mapping |
US5844945A (en) * | 1994-04-12 | 1998-12-01 | Goldstar Co., Ltd. | Viterbi decoder for a high definition television |
US5898710A (en) * | 1995-06-06 | 1999-04-27 | Globespan Technologies, Inc. | Implied interleaving, a family of systematic interleavers and deinterleavers |
US5701314A (en) * | 1995-12-21 | 1997-12-23 | Cirrus Logic, Inc. | On-the-fly error correction using thermal asperity erasure pointers from a sampled amplitude read channel in a magnetic disk drive |
US5666513A (en) * | 1996-01-05 | 1997-09-09 | Unisys Corporation | Automatic reconfiguration of multiple-way cache system allowing uninterrupted continuing processor operation |
US5923713A (en) * | 1996-02-28 | 1999-07-13 | Sony Corporation | Viterbi decoder |
US6023783A (en) * | 1996-05-15 | 2000-02-08 | California Institute Of Technology | Hybrid concatenated codes and iterative decoding |
US5978414A (en) * | 1996-07-03 | 1999-11-02 | Matsushita Electric Industrial Co., Ltd. | Transmission rate judging unit |
US5983383A (en) * | 1997-01-17 | 1999-11-09 | Qualcom Incorporated | Method and apparatus for transmitting and receiving concatenated code data |
US6671404B1 (en) * | 1997-02-14 | 2003-12-30 | Hewlett-Packard Development Company, L.P. | Method and apparatus for recognizing patterns |
US6377610B1 (en) * | 1997-04-25 | 2002-04-23 | Deutsche Telekom Ag | Decoding method and decoding device for a CDMA transmission system for demodulating a received signal available in serial code concatenation |
US6029264A (en) * | 1997-04-28 | 2000-02-22 | The Trustees Of Princeton University | System and method for error correcting a received data stream in a concatenated system |
US6317472B1 (en) * | 1997-08-07 | 2001-11-13 | Samsung Electronics Co., Ltd. | Viterbi decoder |
US6005897A (en) * | 1997-12-16 | 1999-12-21 | Mccallister; Ronald D. | Data communication system and method therefor |
US6097764A (en) * | 1997-12-16 | 2000-08-01 | Sicom, Inc. | Pragmatic trellis-coded modulation system and method therefor |
US6748034B2 (en) * | 1997-12-19 | 2004-06-08 | Sony Corporation | Viterbi decoding apparatus and viterbi decoding method |
US6788654B1 (en) * | 1998-01-29 | 2004-09-07 | Nippon Hoso Kyokai | Digital data receiver |
US6625775B1 (en) * | 1998-12-10 | 2003-09-23 | Samsung Electronics Co., Ltd. | Encoder/decoder with serial concatenated structure in communication system |
US6216251B1 (en) * | 1999-04-30 | 2001-04-10 | Motorola Inc | On-chip error detection and correction system for an embedded non-volatile memory array and method of operation |
US6438717B1 (en) * | 1999-05-26 | 2002-08-20 | 3Com Corporation | High speed parallel bit error rate tester |
US6473878B1 (en) * | 1999-05-28 | 2002-10-29 | Lucent Technologies Inc. | Serial-concatenated turbo codes |
US6266795B1 (en) * | 1999-05-28 | 2001-07-24 | Lucent Technologies Inc. | Turbo code termination |
US6351832B1 (en) * | 1999-05-28 | 2002-02-26 | Lucent Technologies Inc. | Turbo code symbol interleaver |
US7310768B2 (en) * | 2000-01-28 | 2007-12-18 | Conexant Systems, Inc. | Iterative decoder employing multiple external code error checks to lower the error floor |
US6810502B2 (en) * | 2000-01-28 | 2004-10-26 | Conexant Systems, Inc. | Iteractive decoder employing multiple external code error checks to lower the error floor |
US7010051B2 (en) * | 2000-03-24 | 2006-03-07 | Sony Corporation | Coding apparatus, coding method and recording medium having coded program recorded therein, and decoding apparatus, decoding method and recording medium having decoded program recorded therein |
US7184486B1 (en) * | 2000-04-27 | 2007-02-27 | Marvell International Ltd. | LDPC encoder and decoder and method thereof |
US6757862B1 (en) * | 2000-08-21 | 2004-06-29 | Handspring, Inc. | Method and apparatus for digital data error correction coding |
US7093179B2 (en) * | 2001-03-22 | 2006-08-15 | University Of Florida | Method and coding means for error-correction utilizing concatenated parity and turbo codes |
US20070286270A1 (en) * | 2001-09-05 | 2007-12-13 | Mediatek Inc. | Read channel apparatus and method for an optical storage system |
US6986098B2 (en) * | 2001-11-20 | 2006-01-10 | Lsi Logic Corporation | Method of reducing miscorrections in a post-processor using column parity checks |
US7203887B2 (en) * | 2002-07-03 | 2007-04-10 | The Directtv Group, Inc. | Method and system for routing in low density parity check (LDPC) decoders |
US7191378B2 (en) * | 2002-07-03 | 2007-03-13 | The Directv Group, Inc. | Method and system for providing low density parity check (LDPC) encoding |
US7058873B2 (en) * | 2002-11-07 | 2006-06-06 | Carnegie Mellon University | Encoding method using a low density parity check code with a column weight of two |
US20040098659A1 (en) * | 2002-11-18 | 2004-05-20 | Bjerke Bjorn A. | Rate-compatible LDPC codes |
US7047474B2 (en) * | 2002-12-23 | 2006-05-16 | Do-Jun Rhee | Decoding concatenated codes via parity bit recycling |
US7257764B2 (en) * | 2003-11-03 | 2007-08-14 | Broadcom Corporation | FEC (Forward Error Correction) decoder with dynamic parameters |
US20050216819A1 (en) * | 2004-02-19 | 2005-09-29 | Trellisware Technologies, Inc. | Method and apparatus for communications using turbo like codes |
US20060031737A1 (en) * | 2004-02-19 | 2006-02-09 | Trellisware Technologies, Inc. | Method and apparatus for communications using improved turbo like codes |
US20050273688A1 (en) * | 2004-06-02 | 2005-12-08 | Cenk Argon | Data communication system with multi-dimensional error-correction product codes |
US20060020872A1 (en) * | 2004-07-21 | 2006-01-26 | Tom Richardson | LDPC encoding methods and apparatus |
US20060140311A1 (en) * | 2004-12-23 | 2006-06-29 | Agere Systems Inc. | Composite data detector and a method for detecting data |
US20060168493A1 (en) * | 2005-01-24 | 2006-07-27 | Agere Systems Inc. | Data detection and decoding system and method |
US20060195772A1 (en) * | 2005-02-28 | 2006-08-31 | Nils Graef | Method and apparatus for evaluating performance of a read channel |
US20060248435A1 (en) * | 2005-04-29 | 2006-11-02 | Haratsch Erich F | Method and apparatus for iterative error-erasure decoding |
US20070011569A1 (en) * | 2005-06-20 | 2007-01-11 | The Regents Of The University Of California | Variable-rate low-density parity check codes with constant blocklength |
US20070047635A1 (en) * | 2005-08-24 | 2007-03-01 | Stojanovic Vladimir M | Signaling system with data correlation detection |
US20080049825A1 (en) * | 2006-08-25 | 2008-02-28 | Broadcom Corporation | Equalizer with reorder |
US20080168330A1 (en) * | 2007-01-08 | 2008-07-10 | Agere Systems Inc. | Systems and methods for prioritizing error correction data |
Cited By (76)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8359522B2 (en) | 2007-05-01 | 2013-01-22 | Texas A&M University System | Low density parity check decoder for regular LDPC codes |
US8656250B2 (en) | 2007-05-01 | 2014-02-18 | Texas A&M University System | Low density parity check decoder for regular LDPC codes |
US10951235B2 (en) | 2007-05-01 | 2021-03-16 | The Texas A&M University System | Low density parity check decoder |
US10615823B2 (en) | 2007-05-01 | 2020-04-07 | The Texas A&M University System | Low density parity check decoder |
US8418023B2 (en) | 2007-05-01 | 2013-04-09 | The Texas A&M University System | Low density parity check decoder for irregular LDPC codes |
US9112530B2 (en) | 2007-05-01 | 2015-08-18 | The Texas A&M University System | Low density parity check decoder |
US11728828B2 (en) | 2007-05-01 | 2023-08-15 | The Texas A&M University System | Low density parity check decoder |
US10141950B2 (en) | 2007-05-01 | 2018-11-27 | The Texas A&M University System | Low density parity check decoder |
US8555140B2 (en) | 2007-05-01 | 2013-10-08 | The Texas A&M University System | Low density parity check decoder for irregular LDPC codes |
US11368168B2 (en) | 2007-05-01 | 2022-06-21 | The Texas A&M University System | Low density parity check decoder |
US8245104B2 (en) * | 2008-05-02 | 2012-08-14 | Lsi Corporation | Systems and methods for queue based data detection and decoding |
US8468418B2 (en) | 2008-05-02 | 2013-06-18 | Lsi Corporation | Systems and methods for queue based data detection and decoding |
US20090273492A1 (en) * | 2008-05-02 | 2009-11-05 | Lsi Corporation | Systems and Methods for Queue Based Data Detection and Decoding |
US20110080211A1 (en) * | 2008-11-20 | 2011-04-07 | Shaohua Yang | Systems and Methods for Noise Reduced Data Detection |
US20100322048A1 (en) * | 2009-06-18 | 2010-12-23 | Lsi Corporation | Systems and Methods for Codec Usage Control During Storage Pre-read |
US8250434B2 (en) * | 2009-06-18 | 2012-08-21 | Lsi Corporation | Systems and methods for codec usage control during storage pre-read |
US8413020B2 (en) | 2009-08-12 | 2013-04-02 | Lsi Corporation | Systems and methods for retimed virtual data processing |
US8578253B2 (en) * | 2010-01-04 | 2013-11-05 | Lsi Corporation | Systems and methods for updating detector parameters in a data processing circuit |
US20110167227A1 (en) * | 2010-01-04 | 2011-07-07 | Lsi Corporation | Systems and Methods for Updating Detector Parameters in a Data Processing Circuit |
US8743936B2 (en) | 2010-01-05 | 2014-06-03 | Lsi Corporation | Systems and methods for determining noise components in a signal set |
US20110164669A1 (en) * | 2010-01-05 | 2011-07-07 | Lsi Corporation | Systems and Methods for Determining Noise Components in a Signal Set |
US8161351B2 (en) | 2010-03-30 | 2012-04-17 | Lsi Corporation | Systems and methods for efficient data storage |
US9343082B2 (en) | 2010-03-30 | 2016-05-17 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for detecting head contact |
US8418019B2 (en) | 2010-04-19 | 2013-04-09 | Lsi Corporation | Systems and methods for dynamic scaling in a data decoding system |
US8443249B2 (en) | 2010-04-26 | 2013-05-14 | Lsi Corporation | Systems and methods for low density parity check data encoding |
US8527831B2 (en) | 2010-04-26 | 2013-09-03 | Lsi Corporation | Systems and methods for low density parity check data decoding |
US8381074B1 (en) | 2010-05-21 | 2013-02-19 | Lsi Corporation | Systems and methods for utilizing a centralized queue based data processing circuit |
US8381071B1 (en) | 2010-05-21 | 2013-02-19 | Lsi Corporation | Systems and methods for decoder sharing between data sets |
US8208213B2 (en) | 2010-06-02 | 2012-06-26 | Lsi Corporation | Systems and methods for hybrid algorithm gain adaptation |
US8681439B2 (en) | 2010-09-13 | 2014-03-25 | Lsi Corporation | Systems and methods for handling sector gaps in inter-track interference compensation |
US8773794B2 (en) | 2010-09-13 | 2014-07-08 | Lsi Corporation | Systems and methods for block-wise inter-track interference compensation |
US8804260B2 (en) | 2010-09-13 | 2014-08-12 | Lsi Corporation | Systems and methods for inter-track interference compensation |
US9219469B2 (en) | 2010-09-21 | 2015-12-22 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for filter constraint estimation |
US8295001B2 (en) | 2010-09-21 | 2012-10-23 | Lsi Corporation | Systems and methods for low latency noise cancellation |
US8661071B2 (en) | 2010-10-11 | 2014-02-25 | Lsi Corporation | Systems and methods for partially conditioned noise predictive equalization |
US8385014B2 (en) | 2010-10-11 | 2013-02-26 | Lsi Corporation | Systems and methods for identifying potential media failure |
US8443250B2 (en) | 2010-10-11 | 2013-05-14 | Lsi Corporation | Systems and methods for error correction using irregular low density parity check codes |
US8560930B2 (en) | 2010-10-11 | 2013-10-15 | Lsi Corporation | Systems and methods for multi-level quasi-cyclic low density parity check codes |
US8750447B2 (en) | 2010-11-02 | 2014-06-10 | Lsi Corporation | Systems and methods for variable thresholding in a pattern detector |
US8667039B2 (en) | 2010-11-17 | 2014-03-04 | Lsi Corporation | Systems and methods for variance dependent normalization for branch metric calculation |
US8566379B2 (en) | 2010-11-17 | 2013-10-22 | Lsi Corporation | Systems and methods for self tuning target adaptation |
US8810940B2 (en) | 2011-02-07 | 2014-08-19 | Lsi Corporation | Systems and methods for off track error recovery |
US8699167B2 (en) | 2011-02-16 | 2014-04-15 | Lsi Corporation | Systems and methods for data detection using distance based tuning |
US8446683B2 (en) | 2011-02-22 | 2013-05-21 | Lsi Corporation | Systems and methods for data pre-coding calibration |
US8854753B2 (en) | 2011-03-17 | 2014-10-07 | Lsi Corporation | Systems and methods for auto scaling in a data processing system |
US8693120B2 (en) * | 2011-03-17 | 2014-04-08 | Lsi Corporation | Systems and methods for sample averaging in data processing |
US20120236429A1 (en) * | 2011-03-17 | 2012-09-20 | Lsi Corporation | Systems and Methods for Sample Averaging in Data Processing |
US8611033B2 (en) | 2011-04-15 | 2013-12-17 | Lsi Corporation | Systems and methods for selective decoder input data processing |
US8670955B2 (en) | 2011-04-15 | 2014-03-11 | Lsi Corporation | Systems and methods for reliability assisted noise predictive filtering |
US8887034B2 (en) | 2011-04-15 | 2014-11-11 | Lsi Corporation | Systems and methods for short media defect detection |
US8499231B2 (en) | 2011-06-24 | 2013-07-30 | Lsi Corporation | Systems and methods for reduced format non-binary decoding |
US20120330584A1 (en) * | 2011-06-24 | 2012-12-27 | Lsi Corporation | Systems and Methods for Power Monitoring in a Variable Data Processing System |
US8560929B2 (en) | 2011-06-24 | 2013-10-15 | Lsi Corporation | Systems and methods for non-binary decoding |
US8566665B2 (en) | 2011-06-24 | 2013-10-22 | Lsi Corporation | Systems and methods for error correction using low density parity check codes using multiple layer check equations |
US8819527B2 (en) | 2011-07-19 | 2014-08-26 | Lsi Corporation | Systems and methods for mitigating stubborn errors in a data processing system |
US8830613B2 (en) | 2011-07-19 | 2014-09-09 | Lsi Corporation | Storage media inter-track interference cancellation |
US8879182B2 (en) | 2011-07-19 | 2014-11-04 | Lsi Corporation | Storage media inter-track interference cancellation |
US8854754B2 (en) | 2011-08-19 | 2014-10-07 | Lsi Corporation | Systems and methods for local iteration adjustment |
US8539328B2 (en) | 2011-08-19 | 2013-09-17 | Lsi Corporation | Systems and methods for noise injection driven parameter selection |
US9026572B2 (en) | 2011-08-29 | 2015-05-05 | Lsi Corporation | Systems and methods for anti-causal noise predictive filtering in a data channel |
US8661324B2 (en) | 2011-09-08 | 2014-02-25 | Lsi Corporation | Systems and methods for non-binary decoding biasing control |
US8681441B2 (en) | 2011-09-08 | 2014-03-25 | Lsi Corporation | Systems and methods for generating predictable degradation bias |
US8767333B2 (en) | 2011-09-22 | 2014-07-01 | Lsi Corporation | Systems and methods for pattern dependent target adaptation |
US8850276B2 (en) | 2011-09-22 | 2014-09-30 | Lsi Corporation | Systems and methods for efficient data shuffling in a data processing system |
US8689062B2 (en) | 2011-10-03 | 2014-04-01 | Lsi Corporation | Systems and methods for parameter selection using reliability information |
US8479086B2 (en) | 2011-10-03 | 2013-07-02 | Lsi Corporation | Systems and methods for efficient parameter modification |
US8862960B2 (en) | 2011-10-10 | 2014-10-14 | Lsi Corporation | Systems and methods for parity shared data encoding |
US8578241B2 (en) | 2011-10-10 | 2013-11-05 | Lsi Corporation | Systems and methods for parity sharing data processing |
US8443271B1 (en) | 2011-10-28 | 2013-05-14 | Lsi Corporation | Systems and methods for dual process data decoding |
US8683309B2 (en) | 2011-10-28 | 2014-03-25 | Lsi Corporation | Systems and methods for ambiguity based decode algorithm modification |
US20130111250A1 (en) * | 2011-10-28 | 2013-05-02 | Lsi Corporation | Systems and Methods for Power Measurement in a Data Processing System |
US8527858B2 (en) | 2011-10-28 | 2013-09-03 | Lsi Corporation | Systems and methods for selective decode algorithm modification |
US8856575B2 (en) * | 2011-10-28 | 2014-10-07 | Lsi Corporation | Systems and methods for power measurement in a data processing system |
US8751913B2 (en) | 2011-11-14 | 2014-06-10 | Lsi Corporation | Systems and methods for reduced power multi-layer data decoding |
US8531320B2 (en) | 2011-11-14 | 2013-09-10 | Lsi Corporation | Systems and methods for memory efficient data decoding |
US8850289B2 (en) * | 2012-07-27 | 2014-09-30 | Lsi Corporation | Quality based priority data processing with soft guaranteed iteration |
Also Published As
Publication number | Publication date |
---|---|
US8245120B2 (en) | 2012-08-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8245120B2 (en) | Power reduced queue based data detection and decoding systems and methods for using such | |
US8468418B2 (en) | Systems and methods for queue based data detection and decoding | |
US8443267B2 (en) | Systems and methods for hard decision assisted decoding | |
US8578253B2 (en) | Systems and methods for updating detector parameters in a data processing circuit | |
US8773790B2 (en) | Systems and methods for dynamic scaling in a read data processing system | |
US8418019B2 (en) | Systems and methods for dynamic scaling in a data decoding system | |
US8688873B2 (en) | Systems and methods for monitoring out of order data decoding | |
US8527831B2 (en) | Systems and methods for low density parity check data decoding | |
US8176399B2 (en) | Using short burst error detector in a queue-based system | |
US8854754B2 (en) | Systems and methods for local iteration adjustment | |
US8312343B2 (en) | Systems and methods for re-using decoding parity in a detector circuit | |
US8402348B1 (en) | Systems and methods for variable data processing using a central queue | |
US8381074B1 (en) | Systems and methods for utilizing a centralized queue based data processing circuit | |
US9110821B2 (en) | Systems and methods for improved short media defect detection | |
US8732562B2 (en) | Systems and methods for improved short media defect detection | |
US9245586B2 (en) | Systems and methods for short media defect detection using multi-iteration soft data feedback |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LSI CORPORATION,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XU, CHANGYOU;YANG, SHAOHUA;ZHONG, HAO;AND OTHERS;SIGNING DATES FROM 20081001 TO 20081110;REEL/FRAME:021831/0604 Owner name: LSI CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XU, CHANGYOU;YANG, SHAOHUA;ZHONG, HAO;AND OTHERS;SIGNING DATES FROM 20081001 TO 20081110;REEL/FRAME:021831/0604 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388 Effective date: 20140814 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047230/0133 Effective date: 20180509 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047630/0456 Effective date: 20180905 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: BROADCOM INTERNATIONAL PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED;REEL/FRAME:053771/0901 Effective date: 20200826 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED, SINGAPORE Free format text: MERGER;ASSIGNORS:AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED;BROADCOM INTERNATIONAL PTE. LTD.;REEL/FRAME:062952/0850 Effective date: 20230202 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |