US20100013075A1 - Stacked-type semiconductor device package - Google Patents
Stacked-type semiconductor device package Download PDFInfo
- Publication number
- US20100013075A1 US20100013075A1 US12/569,229 US56922909A US2010013075A1 US 20100013075 A1 US20100013075 A1 US 20100013075A1 US 56922909 A US56922909 A US 56922909A US 2010013075 A1 US2010013075 A1 US 2010013075A1
- Authority
- US
- United States
- Prior art keywords
- stacked
- semiconductor chip
- chip packages
- device package
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5387—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1064—Electrical connections provided on a side surface of one or more of the containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/107—Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- the present invention relates to semiconductor device packages and, more particularly, to a stacked-type semiconductor device package.
- packaging technologies for integrated circuits have been advancing to meet requirements for miniaturization and mounting reliability.
- the requirement for miniaturization results in acceleration of technological development for a package having a similar size in relation to a semiconductor chip.
- the requirement for mounting reliability places importance on packaging technologies that are capable of enhancing efficiency of a mounting process and improving mechanical and electrical reliability after the mounting process is completed.
- Methods for providing the high-capacity semiconductor products include increasing the capacity of a memory chip, i.e., increased integration of the memory chip.
- the increased integration of the memory chip may be achieved by integrating more cells into a limited space of the semiconductor chip.
- SIP system-in-package
- MCP multi-chip package
- a package on package (POP) or a package in package (PIP) technology has been used.
- POP and PIP technologies after semiconductor chips are assembled into a semiconductor chip package, good semiconductor chip packages are selected by means of a test process so that they can be manufactured into one package.
- a conventional POP needs solder balls provided on a bottom surface of respective semiconductor chip packages to stack and electrically connect the semiconductor chip packages. The solder balls lead to an increase in thickness of the package manufactured by means of a PIP method.
- a thickness of the package increases with an increase in the number of stacked semiconductor chip packages.
- Exemplary embodiments of the present invention are directed to a stacked-type semiconductor device package.
- the stacked-type semiconductor device package may include: a plurality of stacked semiconductor chip packages with joining electrodes exposed on sides of the semiconductor chip packages; and a flexible printed circuit board (flexible PCB) on which the stacked semiconductor chip packages are mounted, the flexible PCB including a first surface having connecting electrodes corresponding to the joining electrodes of the stacked semiconductor chip packages and a second surface opposite the first surface, wherein the flexible PCB covers the sides of the stacked semiconductor chip packages and the connecting electrodes of the first surface are connected to the joining electrodes of the stacked semiconductor chip packages.
- flexible PCB flexible printed circuit board
- FIG. 1A is a top plan view illustrating a semiconductor chip package according to an embodiment of the present invention.
- FIG. 1B is a cross-sectional view taken along the line I-I′ of FIG. 1A .
- FIG. 2A is a top plan view illustrating a semiconductor chip package according to another embodiment of the present invention.
- FIG. 2B is a cross-sectional view taken along the line II-II′ of FIG. 2A .
- FIG. 3A is a top plan view illustrating a semiconductor chip package according to still another embodiment of the present invention.
- FIG. 3B is a cross-sectional view taken along the line III-III′ of FIG. 3A .
- FIGS. 4A through 4C are cross-sectional views illustrating a stacked-type semiconductor device package according to an embodiment of the present invention.
- FIG. 1A is a top plan view illustrating a semiconductor chip package according to an embodiment of the present invention
- FIG. 1B is a cross-sectional view taken along the line I-I′ of FIG. 1A .
- a semiconductor chip package 100 may include a semiconductor chip 110 , a printed circuit board (PCB) 120 , and a molding material 130 .
- PCB printed circuit board
- the semiconductor chip 110 may include bonding pads 112 and sector-form molding electrodes 114 disposed so as to cover the bonding pads 112 , respectively.
- the bonding pads 112 and the molding electrodes 114 are provided on an active surface of the semiconductor chip 110 .
- the molding electrodes 114 may be formed by separating a semiconductor wafer into semiconductor chips 110 after forming a conductive molding material, such as copper (Cu) or gold (Au), so as to cover adjacent bonding pads between bonding pads of adjacent semiconductor chips on the semiconductor wafer.
- a conductive molding material such as copper (Cu) or gold (Au)
- the PCB 120 may include a core material 122 functioning as a body, an upper insulating layer 124 u , and a lower insulating layer 124 ⁇ .
- the PCB 120 may have one selected from the group consisting of a substrate type, a tape type, and a film type. To decrease thickness of the semiconductor chip package 100 , the PCB 120 may have a tape type or a film type.
- the upper insulating layer 124 u and the lower insulating layer 124 ⁇ may be polyimide or photo solder resist (PSR).
- the upper insulating layer 124 u and the lower insulating layer 124 ⁇ may be a first surface and a second surface of the PCB 120 , respectively.
- the semiconductor chip 110 may be mounted on the first surface of the PCB 120 using an adhesive material 125 .
- the molding material 130 may seal the semiconductor chip 110 and the molding electrodes 114 .
- the molding material 130 may be epoxy molding compound (EMC).
- EMC epoxy molding compound
- the semiconductor chip 110 may have the same size as the PCB 120 and have one side surface of each of the molding electrodes 114 exposed in an edge direction of the semiconductor chip 110 .
- the semiconductor chip package 100 may include joining electrodes formed by the molding electrodes 114 exposed on the side surface.
- the joining electrodes may directly be connected to another PCB or an external circuit such as a system board. Alternatively, the joining electrodes may indirectly be connected to another PCB or an external circuit such as a system board using a connecting means.
- the joining electrodes may be used to test the semiconductor chip package 100 .
- FIG. 2A is a top plan view illustrating a semiconductor chip package according to another embodiment of the present invention
- FIG. 2B is a cross-sectional view taken along the line II-II′ of FIG. 2A .
- a semiconductor chip package 200 may include a semiconductor chip 210 , a printed circuit board (PCB) 220 , and a molding material 230 .
- PCB printed circuit board
- the semiconductor chip 210 may include bonding pads (not shown) disposed at an active surface of the semiconductor chip 210 .
- the PCB 220 may include a core material 222 functioning as a body, an upper insulating layer 224 u , and a lower insulating layer 224 ⁇ .
- the PCB 220 may have a concave internal mounting space.
- the PCB 220 may have one selected from the group consisting of a substrate type, a tape type, and a film type. To decrease thickness of the semiconductor chip package 200 , the PCB 220 may have a tape type or a film type.
- the upper insulating layer 224 u and the lower insulating layer 224 ⁇ may be polyimide or photo solder resist (PSR).
- the upper insulating layer 224 u and the lower insulating layer 224 ⁇ may be a first surface and a second surface of the PCB 220 , respectively.
- the semiconductor chip 210 may be mounted on the first surface of the PCB 220 corresponding to a lower surface of the concave internal mounting space using adhesive means 225 .
- the adhesive means 225 may be a combination of joining lands provided at the bonding pads of the semiconductor chip 210 and the first surface of the PCB 220 , respectively.
- Exposed joining electrodes 226 s may be provided at the second surface of the PCB 220 facing away from the concave internal mounting space.
- the joining electrodes 226 s may be connected to an internal wiring (not shown) of the PCB 220 .
- the semiconductor chip package 200 may include the joining electrodes 226 s exposed on the side surface.
- the joining electrodes 226 s may directly be connected to another PCB or an external circuit such as a system board. Alternatively, the joining electrodes 226 s may indirectly be connected to another PCB or an external circuit such as a system board using a connecting means. The joining electrodes 226 s may be used to test the semiconductor chip package 200 .
- the molding material 230 may seal the semiconductor chip 210 and the first surface of the PCB 220 .
- the molding material 230 may be epoxy molding compound (EMC).
- Test lands 226 ⁇ provided at the second surface of the PCB 220 facing away from the lower surface of the concave internal mounting space may be connected to the internal wiring of the PCB 220 so as to be used to test the semiconductor chip package 200 .
- the test lands 226 ⁇ may be provided to test the semiconductor chip package 200 using a typical test apparatus including a pogo pin.
- FIG. 3A is a top plan view illustrating a semiconductor chip package according to still another embodiment of the present invention
- FIG. 3B is a cross-sectional view taken along the line III-III′ of FIG. 3A .
- a semiconductor chip package 300 may include a semiconductor chip 310 , a printed circuit board (PCB) 320 , bonding wires 327 , and a molding material 330 .
- PCB printed circuit board
- the semiconductor chip 310 may include bonding pads 312 disposed at an active surface of the semiconductor chip 310 .
- the PCB 320 may include a core material 322 functioning as a body, an upper insulating layer 324 u , and a lower insulating layer 324 ⁇ .
- the PCB 320 may have a concave internal mounting space.
- the PCB 320 may have one selected from the group consisting of a substrate type, a tape type, and a film type. To decrease thickness of the semiconductor chip package 300 , the PCB 320 may have a tape type or a film type.
- the upper insulating layer 324 u and the lower insulating layer 324 ⁇ may be polyimide or photo solder resist (PSR).
- the upper insulating layer 324 u and the lower insulating layer 324 ⁇ may be a first surface and a second surface of the PCB 320 , respectively.
- the PCB 320 may include bonding electrodes 326 u provided at the first surface and each corresponding to respective bonding pads 312 .
- the semiconductor chip 310 may be mounted on the first surface of the PCB 320 corresponding to a lower surface of the concave internal mounting space using an adhesive material 325 .
- Exposed joining electrodes 326 s may be provided at the second surface of the PCB 320 facing away from the concave internal mounting space.
- the joining electrodes 326 s may be connected to an internal wiring (not shown) of the PCB 320 .
- the semiconductor chip package 300 may include the joining electrodes 326 s exposed on the side surface.
- the joining electrodes 326 s may directly be connected to another PCB or an external circuit such as a system board. Alternatively, the joining electrodes 326 s may indirectly be connected to another PCB or an external circuit such as a system board using a connecting means.
- the joining electrodes 326 s may be used to test the semiconductor chip package 300 .
- Bonding wires 327 may electrically connect the bonding pads 312 to corresponding bonding electrodes 326 u.
- the molding material 330 may seal the semiconductor chip 310 , the bonding wires 327 , and the first surface of the PCB 320 .
- the molding material 330 may be epoxy molding compound (EMC).
- Test lands 326 ⁇ provided at the second surface of the PCB 320 facing away from the lower surface of the concave internal mounting space may be connected to internal wiring (not shown) of the PCB 320 so as to be used to test the semiconductor chip package 300 .
- the test lands 326 ⁇ may be provided to test the semiconductor chip package 300 using a typical test apparatus including a pogo pin.
- each of the semiconductor chip packages according to the foregoing embodiments is configured to include joining electrodes exposed on a side surface, unlike the conventional art, it is not necessary to provide solder balls for stacking the semiconductor chip packages. Thus, a stacked semiconductor chip package may have decreased thickness.
- FIGS. 4A through 4C are cross-sectional views illustrating a stacked-type semiconductor device package according to an embodiment of the present invention.
- the stacked-type semiconductor device package may include stacked semiconductor chip packages 100 , 200 , and 300 , a flexible printed circuit board (flexible PCB) 420 , and a molding material 430 .
- flexible PCB flexible printed circuit board
- Inter-package adhesive materials 425 b and 425 c may be provided between the semiconductor chip packages 100 and 200 , and the semiconductor chip packages 200 and 300 , respectively.
- the inter-package adhesive materials may be used to adhere the semiconductor chip packages 100 and 200 to each other, and adhere the semiconductor chip packages 200 and 300 to each other, respectively.
- the stacked semiconductor chip packages 100 , 200 , and 300 may be mounted on a first surface of the flexible PCB 420 , where an upper insulating layer 424 u is provided, using an adhesive material 425 a.
- the stacked semiconductor chip packages 100 , 200 , and 300 may have the same structure and size or different structures and sizes.
- the flexible PCB 420 may include a flexible core material 422 functioning as a body, the upper insulating layer 424 u , and a lower insulating layer 424 ⁇ .
- the upper insulating layer 424 u may include connecting electrodes 426 us corresponding to joining electrodes 114 , 226 s , and 326 s exposed on side surfaces of the stacked semiconductor chip packages 100 , 200 , and 300 , respectively.
- the core material 422 may be polyimide including an internal wiring (not shown).
- the upper insulating layer 424 u and the lower insulating layer 424 ⁇ may be polyimide or photo solder resist (PSR).
- the flexible PCB 420 may have a tape type or a film type.
- the upper insulating layer 424 u and the lower insulating layer 424 ⁇ may be a first surface and a second surface of the flexible PCB 420 , respectively.
- the flexible PCB 420 may cover sides of the stacked semiconductor chip packages 100 , 200 , and 300 . If the flexible PCB 420 has a sufficient length, it may cover an upper portion of the stacked semiconductor chip packages 100 , 200 , and 300 . Thus, the connecting electrodes 426 us on the first surface of the PCB 420 may be connected to the joining electrodes 114 , 226 s , and 326 s of the stacked semiconductor chip packages 100 , 200 , and 300 . Referring to a reference numeral “A” of FIG. 4A and FIG.
- the connecting electrodes 426 us may further include pre-solders 426 ps provided on their surfaces to enhance mechanical and electrical reliability between the joining electrodes 114 , 226 s , and 236 s and the connecting electrodes 426 us.
- Each of the pre-solders 426 ps may include tin-silver alloy (Sn—Ag alloy).
- the flexible PCB 420 may cover not only sides but also the upper portion of the stacked semiconductor chip packages 100 , 200 , and 300 .
- the molding material 430 may seal the stacked semiconductor chip packages 100 , 200 , and 300 , the joining electrodes 114 , 226 s , and 326 s , and the first surface of the flexible PCB 420 .
- the molding material 430 may include epoxy molding compound (EMC).
- Solder balls 426 sb provided on the second surface of the flexible PCB 430 are connected to an internal wiring of the flexible PCB 430 to be connected to an external circuit such as a system board.
- the present embodiment has been described as including one of each stacked semiconductor chip package 100 , 200 , and 300 , one of ordinary skill in the art would appreciate that other combinations of stacked semiconductor chip packages are included within the spirit and scope of the invention.
- the stacked-type semiconductor device package may have two or more stacked semiconductor chip packages 100 and one stacked semiconductor chip package 200 , or any other combination of the stacked semiconductor chip packages 100 , 200 , and 300 .
- stacked-type semiconductor device package after respective semiconductor chip packages are tested, only good semiconductor chip packages are stacked. Therefore, production yield may increase, unlike a conventional semiconductor device package where a plurality of semiconductor devices (or chips) are assembled in one package. As a result, the cost for a manufacturing process may be reduced.
- the stacked-type semiconductor device package is configured such that joining electrodes exposed on sides of stacked semiconductor chip packages and connecting electrodes of a flexible PCB are connected using the flexibility of the flexible PCB. Therefore, the thickness of the stacked semiconductor chip packages is not increased due to solder balls that are used to stack conventional semiconductor chip packages. As a result, a stacked-type semiconductor device package with increased mounting density may be achieved.
- semiconductor chip packages having different structures and sizes may be stacked so as to have various structures.
- a stacked-type semiconductor device package is provided to readily package various semiconductor chip packages.
Abstract
A stacked-type semiconductor device package is provided. The stacked-type semiconductor device package includes a plurality of stacked semiconductor chip packages with joining electrodes exposed on sides of the semiconductor chip packages and a flexible printed circuit board (flexible PCB) on which the stacked semiconductor chip packages are mounted. The flexible PCB includes a first surface having connecting electrodes corresponding to the joining electrodes of the stacked semiconductor chip packages and a second surface opposite the first surface. The flexible PCB covers the sides of the stacked semiconductor chip packages, and the connecting electrodes of the first surface are connected to the joining electrodes of the stacked semiconductor chip packages.
Description
- This application is a Continuation of U.S. patent application Ser. No. 11/961,747, filed on Dec. 20, 2007, now pending, which claims priority under 35 U.S.C. §119 from Korean Patent Application No. 10-2006-131082 filed on Dec. 20, 2006, in the Korean Intellectual Property Office, the entire contents of which are hereby incorporated by reference
- 1. Technical Field
- The present invention relates to semiconductor device packages and, more particularly, to a stacked-type semiconductor device package.
- 2. Description of the Related Art
- In the semiconductor industry, packaging technologies for integrated circuits (ICs) have been advancing to meet requirements for miniaturization and mounting reliability. For example, the requirement for miniaturization results in acceleration of technological development for a package having a similar size in relation to a semiconductor chip. Further, the requirement for mounting reliability places importance on packaging technologies that are capable of enhancing efficiency of a mounting process and improving mechanical and electrical reliability after the mounting process is completed.
- Including requirements for multi-functionalization as well as miniaturization of electric and electronic appliances, various technologies have been studied and developed to provide high-capacity semiconductor products. Methods for providing the high-capacity semiconductor products include increasing the capacity of a memory chip, i.e., increased integration of the memory chip. The increased integration of the memory chip may be achieved by integrating more cells into a limited space of the semiconductor chip.
- However, the increased integration of the memory chip requires high-level technology such as precise ultra-small linewidth processes as well as significant development time. Accordingly, stacking technologies have been proposed as alternative methods for providing high-capacity semiconductor products.
- In recent years, demands for system-in-package (SIP) and multi-chip package (MCP) technologies have been rapidly increasing for applications in mobile appliances. The SIP is a special form of the MCP where different semiconductor devices (e.g., DRAM, SRAM, CPU, etc.) are integrated into one package. In the SIP and the MCP, even when only one semiconductor device is defective, the package is treated as a bad package although the other semiconductor devices in the package are not defective. Therefore, it is difficult to improve production yield of these types of packages.
- In order to overcome these problems, a package on package (POP) or a package in package (PIP) technology has been used. In the POP and PIP technologies, after semiconductor chips are assembled into a semiconductor chip package, good semiconductor chip packages are selected by means of a test process so that they can be manufactured into one package. However, a conventional POP needs solder balls provided on a bottom surface of respective semiconductor chip packages to stack and electrically connect the semiconductor chip packages. The solder balls lead to an increase in thickness of the package manufactured by means of a PIP method. Moreover, since a space is needed between the semiconductor chip packages, a thickness of the package increases with an increase in the number of stacked semiconductor chip packages.
- In addition, a process becomes complex when semiconductor chip packages having different structures or sizes are stacked by means of a POP method using solder balls. The present invention addresses these and other disadvantages of the conventional art.
- Exemplary embodiments of the present invention are directed to a stacked-type semiconductor device package. In an exemplary embodiment, the stacked-type semiconductor device package may include: a plurality of stacked semiconductor chip packages with joining electrodes exposed on sides of the semiconductor chip packages; and a flexible printed circuit board (flexible PCB) on which the stacked semiconductor chip packages are mounted, the flexible PCB including a first surface having connecting electrodes corresponding to the joining electrodes of the stacked semiconductor chip packages and a second surface opposite the first surface, wherein the flexible PCB covers the sides of the stacked semiconductor chip packages and the connecting electrodes of the first surface are connected to the joining electrodes of the stacked semiconductor chip packages.
-
FIG. 1A is a top plan view illustrating a semiconductor chip package according to an embodiment of the present invention. -
FIG. 1B is a cross-sectional view taken along the line I-I′ ofFIG. 1A . -
FIG. 2A is a top plan view illustrating a semiconductor chip package according to another embodiment of the present invention. -
FIG. 2B is a cross-sectional view taken along the line II-II′ ofFIG. 2A . -
FIG. 3A is a top plan view illustrating a semiconductor chip package according to still another embodiment of the present invention. -
FIG. 3B is a cross-sectional view taken along the line III-III′ ofFIG. 3A . -
FIGS. 4A through 4C are cross-sectional views illustrating a stacked-type semiconductor device package according to an embodiment of the present invention. - The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown.
-
FIG. 1A is a top plan view illustrating a semiconductor chip package according to an embodiment of the present invention, andFIG. 1B is a cross-sectional view taken along the line I-I′ ofFIG. 1A . - Referring to
FIGS. 1A and 1B , asemiconductor chip package 100 may include asemiconductor chip 110, a printed circuit board (PCB) 120, and amolding material 130. - The
semiconductor chip 110 may includebonding pads 112 and sector-form molding electrodes 114 disposed so as to cover thebonding pads 112, respectively. Thebonding pads 112 and themolding electrodes 114 are provided on an active surface of thesemiconductor chip 110. Themolding electrodes 114 may be formed by separating a semiconductor wafer intosemiconductor chips 110 after forming a conductive molding material, such as copper (Cu) or gold (Au), so as to cover adjacent bonding pads between bonding pads of adjacent semiconductor chips on the semiconductor wafer. Thus, themolding electrodes 114 may exhibit a sector form having one side surface aligned with the edge of thesemiconductor chip 110 while covering therespective bonding pads 112. - The
PCB 120 may include acore material 122 functioning as a body, an upperinsulating layer 124 u, and a lower insulating layer 124Λ. ThePCB 120 may have one selected from the group consisting of a substrate type, a tape type, and a film type. To decrease thickness of thesemiconductor chip package 100, thePCB 120 may have a tape type or a film type. The upperinsulating layer 124 u and the lower insulating layer 124Λ may be polyimide or photo solder resist (PSR). The upper insulatinglayer 124 u and the lower insulating layer 124Λ may be a first surface and a second surface of thePCB 120, respectively. Thesemiconductor chip 110 may be mounted on the first surface of thePCB 120 using anadhesive material 125. - The
molding material 130 may seal thesemiconductor chip 110 and themolding electrodes 114. Themolding material 130 may be epoxy molding compound (EMC). Thus, thesemiconductor chip 110 may have the same size as thePCB 120 and have one side surface of each of themolding electrodes 114 exposed in an edge direction of thesemiconductor chip 110. As a result, thesemiconductor chip package 100 may include joining electrodes formed by themolding electrodes 114 exposed on the side surface. The joining electrodes may directly be connected to another PCB or an external circuit such as a system board. Alternatively, the joining electrodes may indirectly be connected to another PCB or an external circuit such as a system board using a connecting means. The joining electrodes may be used to test thesemiconductor chip package 100. -
FIG. 2A is a top plan view illustrating a semiconductor chip package according to another embodiment of the present invention, andFIG. 2B is a cross-sectional view taken along the line II-II′ ofFIG. 2A . - Referring to
FIGS. 2A and 2B , asemiconductor chip package 200 may include asemiconductor chip 210, a printed circuit board (PCB) 220, and amolding material 230. - The
semiconductor chip 210 may include bonding pads (not shown) disposed at an active surface of thesemiconductor chip 210. ThePCB 220 may include acore material 222 functioning as a body, an upper insulating layer 224 u, and a lower insulating layer 224Λ. ThePCB 220 may have a concave internal mounting space. ThePCB 220 may have one selected from the group consisting of a substrate type, a tape type, and a film type. To decrease thickness of thesemiconductor chip package 200, thePCB 220 may have a tape type or a film type. The upper insulating layer 224 u and the lower insulating layer 224Λ may be polyimide or photo solder resist (PSR). The upper insulating layer 224 u and the lower insulating layer 224Λ may be a first surface and a second surface of thePCB 220, respectively. - The
semiconductor chip 210 may be mounted on the first surface of thePCB 220 corresponding to a lower surface of the concave internal mounting space using adhesive means 225. The adhesive means 225 may be a combination of joining lands provided at the bonding pads of thesemiconductor chip 210 and the first surface of thePCB 220, respectively. Exposed joiningelectrodes 226 s may be provided at the second surface of thePCB 220 facing away from the concave internal mounting space. The joiningelectrodes 226 s may be connected to an internal wiring (not shown) of thePCB 220. As a result, thesemiconductor chip package 200 may include the joiningelectrodes 226 s exposed on the side surface. The joiningelectrodes 226 s may directly be connected to another PCB or an external circuit such as a system board. Alternatively, the joiningelectrodes 226 s may indirectly be connected to another PCB or an external circuit such as a system board using a connecting means. The joiningelectrodes 226 s may be used to test thesemiconductor chip package 200. - The
molding material 230 may seal thesemiconductor chip 210 and the first surface of thePCB 220. Themolding material 230 may be epoxy molding compound (EMC). Test lands 226Λ provided at the second surface of thePCB 220 facing away from the lower surface of the concave internal mounting space may be connected to the internal wiring of thePCB 220 so as to be used to test thesemiconductor chip package 200. The test lands 226Λ may be provided to test thesemiconductor chip package 200 using a typical test apparatus including a pogo pin. -
FIG. 3A is a top plan view illustrating a semiconductor chip package according to still another embodiment of the present invention, andFIG. 3B is a cross-sectional view taken along the line III-III′ ofFIG. 3A . - Referring to
FIGS. 3A and 3B , asemiconductor chip package 300 may include asemiconductor chip 310, a printed circuit board (PCB) 320,bonding wires 327, and amolding material 330. - The
semiconductor chip 310 may includebonding pads 312 disposed at an active surface of thesemiconductor chip 310. ThePCB 320 may include acore material 322 functioning as a body, an upper insulating layer 324 u, and a lower insulating layer 324Λ. ThePCB 320 may have a concave internal mounting space. ThePCB 320 may have one selected from the group consisting of a substrate type, a tape type, and a film type. To decrease thickness of thesemiconductor chip package 300, thePCB 320 may have a tape type or a film type. The upper insulating layer 324 u and the lower insulating layer 324Λ may be polyimide or photo solder resist (PSR). The upper insulating layer 324 u and the lower insulating layer 324Λ may be a first surface and a second surface of thePCB 320, respectively. ThePCB 320 may includebonding electrodes 326 u provided at the first surface and each corresponding torespective bonding pads 312. - The
semiconductor chip 310 may be mounted on the first surface of thePCB 320 corresponding to a lower surface of the concave internal mounting space using an adhesive material 325. Exposed joiningelectrodes 326 s may be provided at the second surface of thePCB 320 facing away from the concave internal mounting space. The joiningelectrodes 326 s may be connected to an internal wiring (not shown) of thePCB 320. As a result, thesemiconductor chip package 300 may include the joiningelectrodes 326 s exposed on the side surface. The joiningelectrodes 326 s may directly be connected to another PCB or an external circuit such as a system board. Alternatively, the joiningelectrodes 326 s may indirectly be connected to another PCB or an external circuit such as a system board using a connecting means. The joiningelectrodes 326 s may be used to test thesemiconductor chip package 300. -
Bonding wires 327 may electrically connect thebonding pads 312 tocorresponding bonding electrodes 326 u. Themolding material 330 may seal thesemiconductor chip 310, thebonding wires 327, and the first surface of thePCB 320. Themolding material 330 may be epoxy molding compound (EMC). Test lands 326Λ provided at the second surface of thePCB 320 facing away from the lower surface of the concave internal mounting space may be connected to internal wiring (not shown) of thePCB 320 so as to be used to test thesemiconductor chip package 300. The test lands 326Λ may be provided to test thesemiconductor chip package 300 using a typical test apparatus including a pogo pin. - Since each of the semiconductor chip packages according to the foregoing embodiments is configured to include joining electrodes exposed on a side surface, unlike the conventional art, it is not necessary to provide solder balls for stacking the semiconductor chip packages. Thus, a stacked semiconductor chip package may have decreased thickness.
-
FIGS. 4A through 4C are cross-sectional views illustrating a stacked-type semiconductor device package according to an embodiment of the present invention. The stacked-type semiconductor device package may include stacked semiconductor chip packages 100, 200, and 300, a flexible printed circuit board (flexible PCB) 420, and amolding material 430. - Inter-package
adhesive materials flexible PCB 420, where an upper insulatinglayer 424 u is provided, using anadhesive material 425 a. The stacked semiconductor chip packages 100, 200, and 300 may have the same structure and size or different structures and sizes. - The
flexible PCB 420 may include aflexible core material 422 functioning as a body, the upper insulatinglayer 424 u, and a lower insulating layer 424Λ. The upper insulatinglayer 424 u may include connectingelectrodes 426 us corresponding to joiningelectrodes core material 422 may be polyimide including an internal wiring (not shown). The upper insulatinglayer 424 u and the lower insulating layer 424Λ may be polyimide or photo solder resist (PSR). In the case where the upper insulatinglayer 424 u and the lower insulating layer 424Λ are polyimide, theflexible PCB 420 may have a tape type or a film type. The upper insulatinglayer 424 u and the lower insulating layer 424Λ may be a first surface and a second surface of theflexible PCB 420, respectively. - Because the
flexible PCB 420 has excellent flexibility, theflexible PCB 420 may cover sides of the stacked semiconductor chip packages 100, 200, and 300. If theflexible PCB 420 has a sufficient length, it may cover an upper portion of the stacked semiconductor chip packages 100, 200, and 300. Thus, the connectingelectrodes 426 us on the first surface of thePCB 420 may be connected to the joiningelectrodes FIG. 4A andFIG. 4B , the connectingelectrodes 426 us may further includepre-solders 426 ps provided on their surfaces to enhance mechanical and electrical reliability between the joiningelectrodes electrodes 426 us. Each of thepre-solders 426 ps may include tin-silver alloy (Sn—Ag alloy). - Unlike what is shown in
FIG. 4C , even if the semiconductor chip packages 100, 200, and 300 having different structures and sizes are stacked, theflexible PCB 420 may cover not only sides but also the upper portion of the stacked semiconductor chip packages 100, 200, and 300. - The
molding material 430 may seal the stacked semiconductor chip packages 100, 200, and 300, the joiningelectrodes flexible PCB 420. Themolding material 430 may include epoxy molding compound (EMC).Solder balls 426 sb provided on the second surface of theflexible PCB 430 are connected to an internal wiring of theflexible PCB 430 to be connected to an external circuit such as a system board. - Although the present embodiment has been described as including one of each stacked
semiconductor chip package semiconductor chip package 200, or any other combination of the stacked semiconductor chip packages 100, 200, and 300. - According to the foregoing stacked-type semiconductor device package, after respective semiconductor chip packages are tested, only good semiconductor chip packages are stacked. Therefore, production yield may increase, unlike a conventional semiconductor device package where a plurality of semiconductor devices (or chips) are assembled in one package. As a result, the cost for a manufacturing process may be reduced.
- The stacked-type semiconductor device package is configured such that joining electrodes exposed on sides of stacked semiconductor chip packages and connecting electrodes of a flexible PCB are connected using the flexibility of the flexible PCB. Therefore, the thickness of the stacked semiconductor chip packages is not increased due to solder balls that are used to stack conventional semiconductor chip packages. As a result, a stacked-type semiconductor device package with increased mounting density may be achieved.
- Due to the above configuration of the stacked-type semiconductor device package, semiconductor chip packages having different structures and sizes may be stacked so as to have various structures. As a result, a stacked-type semiconductor device package is provided to readily package various semiconductor chip packages.
- Although the present invention has been described in connection with the embodiment of the present invention illustrated in the accompanying drawings, it is not limited thereto. It will be apparent to those skilled in the art that various substitutions, modifications and changes may be made without departing from the scope and spirit of the invention.
Claims (10)
1. A stacked-type semiconductor device package, comprising:
a plurality of stacked semiconductor chip packages with joining electrodes exposed on sides of the semiconductor chip packages; and
a flexible printed circuit board (PCB) on which the stacked semiconductor chip packages are mounted, the flexible PCB including a first surface having connecting electrodes corresponding to the joining electrodes of the stacked semiconductor chip packages and a second surface opposite the first surface,
wherein the flexible PCB covers the sides of the stacked semiconductor chip packages, and the connecting electrodes of the first surface are connected to the joining electrodes of the stacked semiconductor chip packages.
2. The stacked-type semiconductor device package of claim 1 , wherein the stacked semiconductor chip packages have the same structure and size.
3. The stacked-type semiconductor device package of claim 1 , wherein the stacked semiconductor chip packages have different structures and sizes with respect to each other.
4. The stacked-type semiconductor device package of claim 1 , wherein the flexible PCB has a tape type or a film type.
5. The stacked-type semiconductor device package of claim 1 , further comprising:
a molding material configured to seal the stacked semiconductor chip packages, the joining electrodes, and the first surface of the flexible PCB.
6. The stacked-type semiconductor device package of claim 5 , wherein the molding material includes epoxy molding compound.
7. The stacked-type semiconductor device package of claim 1 , further comprising:
solder balls disposed on the second surface of the flexible PCB.
8. The stacked-type semiconductor device package of claim 1 , further comprising pre-solders disposed on the connecting electrodes.
9. The stacked-type semiconductor device package of claim 1 , wherein the flexible PCB covers at least a portion of a top surface of at least one of the stacked semiconductor chip packages.
10. The stacked-type semiconductor device package of claim 1 , further comprising:
a first adhesive material adhering a first one of the stacked semiconductor chip packages to the first surface of the flexible PCB; and
a second adhesive material adhering the plurality of stacked semiconductor chip packages to each other.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/569,229 US20100013075A1 (en) | 2006-12-20 | 2009-09-29 | Stacked-type semiconductor device package |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020060131082A KR100813626B1 (en) | 2006-12-20 | 2006-12-20 | Stack type semiconductor device package |
KR10-2006-131082 | 2006-12-20 | ||
US11/961,747 US7615858B2 (en) | 2006-12-20 | 2007-12-20 | Stacked-type semiconductor device package |
US12/569,229 US20100013075A1 (en) | 2006-12-20 | 2009-09-29 | Stacked-type semiconductor device package |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/961,747 Continuation US7615858B2 (en) | 2006-12-20 | 2007-12-20 | Stacked-type semiconductor device package |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100013075A1 true US20100013075A1 (en) | 2010-01-21 |
Family
ID=39398792
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/961,747 Expired - Fee Related US7615858B2 (en) | 2006-12-20 | 2007-12-20 | Stacked-type semiconductor device package |
US12/569,229 Abandoned US20100013075A1 (en) | 2006-12-20 | 2009-09-29 | Stacked-type semiconductor device package |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/961,747 Expired - Fee Related US7615858B2 (en) | 2006-12-20 | 2007-12-20 | Stacked-type semiconductor device package |
Country Status (2)
Country | Link |
---|---|
US (2) | US7615858B2 (en) |
KR (1) | KR100813626B1 (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5012612B2 (en) * | 2008-03-26 | 2012-08-29 | 日本電気株式会社 | Semiconductor device mounting structure and electronic device using the mounting structure |
TW200949961A (en) * | 2008-05-30 | 2009-12-01 | Powertech Technology Inc | Manufacturing method of semiconductor element |
US8547068B2 (en) | 2008-09-18 | 2013-10-01 | Samsung Sdi Co., Ltd. | Protection circuit module and secondary battery including the protection circuit module |
US8404518B2 (en) * | 2009-12-13 | 2013-03-26 | Stats Chippac Ltd. | Integrated circuit packaging system with package stacking and method of manufacture thereof |
KR102037866B1 (en) * | 2013-02-05 | 2019-10-29 | 삼성전자주식회사 | Electronic device |
USD758372S1 (en) * | 2013-03-13 | 2016-06-07 | Nagrastar Llc | Smart card interface |
USD759022S1 (en) * | 2013-03-13 | 2016-06-14 | Nagrastar Llc | Smart card interface |
USD729808S1 (en) * | 2013-03-13 | 2015-05-19 | Nagrastar Llc | Smart card interface |
USD780763S1 (en) * | 2015-03-20 | 2017-03-07 | Nagrastar Llc | Smart card interface |
USD864968S1 (en) | 2015-04-30 | 2019-10-29 | Echostar Technologies L.L.C. | Smart card interface |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5466634A (en) * | 1994-12-20 | 1995-11-14 | International Business Machines Corporation | Electronic modules with interconnected surface metallization layers and fabrication methods therefore |
US6884654B2 (en) * | 1998-03-09 | 2005-04-26 | Micron Technology, Inc. | Method of forming a stack of packaged memory dice |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003017617A (en) | 2001-07-04 | 2003-01-17 | Sony Corp | Flexibly connecting circuit substrate, flexible circuit substrate and semiconductor device using the same |
KR100701685B1 (en) * | 2003-11-19 | 2007-03-29 | 주식회사 하이닉스반도체 | Multi chip package |
JP2006216692A (en) | 2005-02-02 | 2006-08-17 | Toshiba Corp | Semiconductor device and its manufacturing method |
JP2006278975A (en) | 2005-03-30 | 2006-10-12 | Sharp Corp | Semiconductor device |
-
2006
- 2006-12-20 KR KR1020060131082A patent/KR100813626B1/en not_active IP Right Cessation
-
2007
- 2007-12-20 US US11/961,747 patent/US7615858B2/en not_active Expired - Fee Related
-
2009
- 2009-09-29 US US12/569,229 patent/US20100013075A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5466634A (en) * | 1994-12-20 | 1995-11-14 | International Business Machines Corporation | Electronic modules with interconnected surface metallization layers and fabrication methods therefore |
US6884654B2 (en) * | 1998-03-09 | 2005-04-26 | Micron Technology, Inc. | Method of forming a stack of packaged memory dice |
Also Published As
Publication number | Publication date |
---|---|
US7615858B2 (en) | 2009-11-10 |
KR100813626B1 (en) | 2008-03-14 |
US20080150117A1 (en) | 2008-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7615858B2 (en) | Stacked-type semiconductor device package | |
US7598617B2 (en) | Stack package utilizing through vias and re-distribution lines | |
KR100833589B1 (en) | Stack package | |
US7321164B2 (en) | Stack structure with semiconductor chip embedded in carrier | |
US7939924B2 (en) | Stack type ball grid array package and method for manufacturing the same | |
US7446420B1 (en) | Through silicon via chip stack package capable of facilitating chip selection during device operation | |
US8390108B2 (en) | Integrated circuit packaging system with stacking interconnect and method of manufacture thereof | |
KR101653856B1 (en) | Semiconductor device and manufacturing method thereof | |
US7829990B1 (en) | Stackable semiconductor package including laminate interposer | |
US20070200205A1 (en) | Integrated circuit package system including die stacking | |
JP2000269408A (en) | Semiconductor device and manufacture thereof | |
US7674640B2 (en) | Stacked die package system | |
KR20060074796A (en) | Semiconductor device package | |
US20060125093A1 (en) | Multi-chip module having bonding wires and method of fabricating the same | |
US10043789B2 (en) | Semiconductor packages including an adhesive pattern | |
US9917073B2 (en) | Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package | |
US20170294407A1 (en) | Passive element package and semiconductor module comprising the same | |
US7154171B1 (en) | Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor | |
KR20010063236A (en) | Stack package and manufacturing method thereof | |
JP3850712B2 (en) | Multilayer semiconductor device | |
JP2007266540A (en) | Semiconductor device and manufacturing method therefor | |
US20100149770A1 (en) | Semiconductor stack package | |
US20080237832A1 (en) | Multi-chip semiconductor package structure | |
KR100256306B1 (en) | Stack multi chip module | |
KR20010068514A (en) | Stack package stacking chip scale package(CSP) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |