US20090302443A1 - Leadframe-based semiconductor package having arched bend in a supporting bar and leadframe for the package - Google Patents

Leadframe-based semiconductor package having arched bend in a supporting bar and leadframe for the package Download PDF

Info

Publication number
US20090302443A1
US20090302443A1 US12/133,898 US13389808A US2009302443A1 US 20090302443 A1 US20090302443 A1 US 20090302443A1 US 13389808 A US13389808 A US 13389808A US 2009302443 A1 US2009302443 A1 US 2009302443A1
Authority
US
United States
Prior art keywords
leads
bonding
leadframe
supporting bar
lead side
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US12/133,898
Other versions
US7619307B1 (en
Inventor
Chin-Fa Wang
Wan-Jung Hsieh
Yu-Mei Hsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Powertech Technology Inc
Original Assignee
Powertech Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Powertech Technology Inc filed Critical Powertech Technology Inc
Priority to US12/133,898 priority Critical patent/US7619307B1/en
Assigned to POWERTECH TECHNOLOGY INC. reassignment POWERTECH TECHNOLOGY INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HSIEH, WAN-JUNG, HSU, YU-MEI, WANG, CHIN-FA
Application granted granted Critical
Publication of US7619307B1 publication Critical patent/US7619307B1/en
Publication of US20090302443A1 publication Critical patent/US20090302443A1/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H01L23/49551—Cross section geometry characterised by bent parts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape

Definitions

  • the present invention relates to semiconductor packages, especially to leadframe-based semiconductor packages and leadframes for semiconductor packages.
  • leadframe-based semiconductor packages Even though printed circuit boards and other substrates have gradually replaced leadframes as chip carriers of semiconductor packages, however, leadframe-based semiconductor packages still have the advantages of lower cost and high reliability.
  • One of the leadframe-based semiconductor packages is Chip-On-Lead (COL) semiconductor package.
  • the backside of semiconductor chip is disposed on a plurality of leads of a leadframe.
  • the chip is electrically connected to the fingers of the leads by a plurality of bonding wires formed by wire bonding.
  • an encapsulant is formed by molding to encapsulate the chip and the bonding wires where the external leads of the leads exposed and extended from the sides of the encapsulant are used as the external electrical connections.
  • COL semiconductor packages are very mature packages, however, there are still some molding defeats.
  • a COL semiconductor package 100 comprises a plurality of first leads 110 , a plurality of second leads 120 , a chip 140 , a plurality of first bonding wires 151 , a plurality of second bonding wires 152 , and an encapsulant 160 .
  • Each first lead 110 has a first external lead 111 and each second lead 120 has a second external lead 121 .
  • the first external leads 111 and the second external leads 121 are exposed and extended from two opposing sides of the encapsulant 160 and are properly bent for external electrical connections.
  • the first leads 110 and the second leads 120 are further inwardly extended from two opposing sides of the encapsulant 160 where the lengths of the first leads 110 inside the encapsulant 160 are longer than the ones of the second leads 120 inside the encapsulant 160 for carrying the chip 140 .
  • the back surface of the chip 140 is attached to the first leads 110 .
  • the first bonding wires 151 connect from a plurality of bonding pads 141 disposed on the active surface 142 of the chip 140 to the bonding fingers of the first leads 110 and the second bonding wires 152 are bonded to the bonding fingers of the second leads 120 .
  • the encapsulant 160 encapsulates the chip 140 , the bonding wires 151 and 152 , parts of the first leads 110 , and parts of the second leads 120 .
  • the chip 140 is only attached to the first leads 110 where the lengths of the first leads 110 must be long, therefore, the first leads 110 can not provide a strong structural strength to carry the chip 140 .
  • the chip 140 is easily tilted or shifted due to mold flow, moreover, the first leads 110 , the chip 140 , or the first bonding wires 151 will easily expose from the encapsulant 160 leading to failure of the semiconductor packages.
  • the main purpose of the present invention is to provide a leadframe-based semiconductor package and a leadframe for the semiconductor package.
  • the leadframe has a supporting bar disposed between the two symmetric leads to increase the carrying strengths for a chip to avoid tilting or shifting of a chip during molding processes and to eliminate broken bonding wires and exposed internal leads from the encapsulant.
  • the second purpose of the present invention is to provide a leadframe-based semiconductor package and a leadframe for the semiconductor package.
  • the leadframe has a supporting bar with an arched bend as a stress-stopping point to avoid pulling stresses directly deliver to the die-bonding plane under the chip during trimming the supporting bar along the sides of an encapsulant. Moisture will not penetrate along cracks of the supporting bar into the die-bonding plane under the chip leading to delamination issues.
  • the third purpose of the present invention is to provide a leadframe-based semiconductor package and a leadframe for the semiconductor package.
  • the leadframe has symmetric leads to increase carrying strengths for a chip without affecting the layout of the leads.
  • the fourth purpose of the present invention is to provide a leadframe-based semiconductor package and a leadframe for the semiconductor package to enhance the locking functions of the supporting bar inside an encapsulant.
  • a leadframe-based semiconductor package is revealed, primarily comprising one or more first leads, one or more second leads, a supporting bar, a chip, a plurality of bonding wires, and an encapsulant.
  • Each first lead has a first bonding finger and each second lead has a second bonding finger.
  • the supporting bar is disposed between the first leads and the second leads.
  • the chip is attached to the first leads, the second leads and the supporting bar where the chip has a plurality of bonding pads.
  • the bonding wires are electrically bonded the bonding pads to the first bonding fingers and to the second bonding fingers.
  • the encapsulant encapsulates parts of the first leads including the first bonding fingers, parts of the second leads including the second bonding fingers, the supporting bar, the chip, and the bonding wires.
  • the supporting bar has an extended portion projecting from the first bonding fingers and the second bonding fingers and connecting to a non-lead side of the encapsulant.
  • the extended portion has an arched bend.
  • FIG. 1 is a cross-sectional view of a prior art leadframe-based semiconductor package.
  • FIG. 2 is a top view of a prior art leadframe-based semiconductor package to show a chip disposed on the leads of a leadframe.
  • FIG. 3 is a cross-sectional view of a leadframe-based semiconductor package according to the preferred embodiment of the present invention.
  • FIG. 4 is a partially top view of some components of a leadframe-based semiconductor package before encapsulation to show a chip disposed on the leads of a leadframe according to the preferred embodiment of the present invention.
  • FIG. 5 is a partially top view of a leadframe for the leadframe-based semiconductor package according to the preferred embodiment of the present invention.
  • FIG. 6 is a partial three-dimensional view of the leadframe according to the preferred embodiment of the present invention.
  • FIG. 7 is a partially cross-sectional view of the leadframe-based semiconductor package along one first bonding finger according to the preferred embodiment of the present invention.
  • FIG. 8 is a partially cross-sectional view of the leadframe-based semiconductor package along the supporting bar according to the preferred embodiment of the present invention.
  • the semiconductor package 200 primarily comprises one or more first leads 210 , one or more second leads 220 , a supporting bar 230 , a chip 240 , a plurality of first bonding wires 251 , a plurality of second bonding wires 252 , and an encapsulant 260 .
  • the semiconductor package 200 is a Chip-On-Lead (COL) package.
  • the first leads 210 , the second leads 220 , and the supporting bar 230 are parts of the same leadframe with proper thickness (about 0.2 mm thick) and made of the same metal material such as copper, iron or its alloy.
  • Each first lead 210 has a first bonding finger 211 and each second lead 220 has a second bonding finger 221 .
  • the supporting bar 230 is disposed between the first leads 210 and the second leads 220 to increase the chip carrying strength of the leads.
  • the supporting bar 230 has no external lead for external electrical connection and is only used to offer mechanical connection. As shown in FIG.
  • first leads the external portion of the leads of a leadframe arranged on the same side of the encapsulant 260
  • second leads the external portion of the leads of a leadframe arranged on the opposing side of the encapsulant 260
  • first leads the external portion of the leads of a leadframe arranged on the opposing side of the encapsulant 260
  • first leads the external portion of the leads of a leadframe arranged on the opposing side of the encapsulant 260
  • second leads the external portion of the leads of a leadframe arranged on the opposing side of the encapsulant 260
  • first leads there are a plurality of first leads 210 and a plurality of second leads 220 where the lead counts of both the first leads 210 and the second leads 220 are about the same.
  • the lengths of the adjacent first leads 210 or of the second leads 220 can be slightly different.
  • the first bonding fingers 211 of the first leads 210 and the second bonding fingers 221 of the second leads 220 are linearly arranged.
  • the first leads 210 and the second leads 220 have free ends 211 A and 221 A respectively, i.e., the lead ends of the first bonding fingers 211 and the second bonding fingers 221 are not connected to the first leads 210 nor the second leads 220 .
  • the free ends 211 A of the first bonding fingers 211 and the free ends 221 A of the second bonding fingers 221 are arranged toward a non-lead side 261 of the encapsulant 260 without connecting to the non-lead side 261 to prevent bonding fingers exposed from the encapsulant 260 and from contaminations leading to electrical short in the environment.
  • the non-lead side 261 is one of the sides of the encapsulant 260 from which no external lead extends.
  • the leadframe includes an encapsulation area for forming the encapsulant 260 where the first leads 210 including the first bonding fingers 211 , the second leads 220 including the second bonding fingers 221 and the supporting bar 230 are located within the encapsulation area except for the first external leads 212 of the first leads 210 and the second external leads 222 of the second leads 220 .
  • the supporting bar 230 has an extending portion 231 projecting from the first bonding fingers 211 and the second bonding fingers 221 and connecting to the non-lead side 261 of the encapsulant 260 , as shown in FIG. 8 .
  • the extended portion 231 has an arched bend 232 . Therefore, the supporting bar 230 can enhance the chip carrying strengths of the first leads 210 and the second leads 220 to the chip 240 to avoid shifting or tilting of the chip 240 attached on the first leads 210 and on the second leads 220 during packaging processes.
  • the chip 240 is attached to the first leads 210 , the second leads 220 , and the supporting bar 230 where the chip 240 has a plurality of bonding pads 241 .
  • the chip 240 further has an active surface 242 and a back surface 243 where the bonding pads 241 and the IC components are disposed on the active surface 241 .
  • the back surface 243 is attached to the first leads 210 , the second leads 220 , and the supporting bar 230 such that the first bonding fingers 211 , the second bonding fingers 221 and the arched bend 232 are located between the non-lead side 261 of the encapsulant 260 and the chip 240 , as shown in FIG. 4 , FIG.
  • the portions of the first leads 210 , the portions of the second leads 220 , and the portion of the supporting bar 230 attached by the chip 240 are formed on a die-bonding plane.
  • the die-bonding plane is the forming plane of the leadframe before semiconductor packaging processes.
  • the arched bend 232 is a half-circular arc extruded from the die-bonding plane, as shown in FIG. 6 , without affecting the layout of the first bonding fingers 211 and the second bonding fingers 221 .
  • the first bonding wires 251 electrically connect some of the bonding pads 241 of the chip 240 to the first bonding fingers 211 and the second bonding wires 252 electrically connect the other bonding pads 241 of the chip 240 to the second bonding fingers 221 , respectively, so that signals, power, and grounding of the chip 240 can be electrically connected to the first leads 210 and the second leads 220 and further be electrically connected to the first external leads 212 and the second external leads 222 at two opposing lead sides 262 and 263 of the encapsulant 260 .
  • the encapsulant 260 encapsulates parts of the first leads 210 including the first bonding fingers 211 , parts of the second leads 220 including the second bonding fingers 221 , the supporting bar 230 , the chip 240 , the first bonding wires 251 , and the second bonding wires 252 .
  • the encapsulant 260 can be formed by transfer molding where the encapsulant 260 is a dielectric compound material including resin, silicon dioxide fillers, curing agents, dyes, etc.
  • the semiconductor package 200 can be a TSOP (Thin Small Outline Package).
  • the encapsulant 260 has a first lead side 262 and a second lead side 263 where the first lead side 262 and the second lead side 263 are parallel to and are connected to both ends of the non-lead side 261 .
  • the first external leads 212 of the first leads 210 are exposed and extended from the first lead side 262 and the second external leads 222 of the second leads 220 are exposed and extended from the second lead side 263 where the first external leads 212 and the second external leads 222 are formed into gull leads or other shapes such as I-shape or J-shape to SMT to an external printed circuit board, not shown in the figure.
  • the first leads 210 and the second leads 220 are symmetric with respect to the supporting bar 230 . Therefore, the external leads 212 and 222 disposed on different lead sides 262 and 263 of the encapsulant 260 can share the loading of the package 200 with the supporting bar 230 to get better chip carrying strengths. Furthermore, as shown in FIG. 5 and FIG.
  • the first leads 210 and the second leads 220 have planar bends for guiding the mold flow so that the molding gate for forming the encapsulant 260 can be disposed at the other non-lead side of the encapsulant 260 opposing to the non-lead side 261 to be away from the first bonding fingers 211 , the second bonding fingers 221 , and the sidewall of the arched bend 232 of the supporting bar 230 to avoid shifting or tilting of the chip 240 during molding.
  • the encapsulant 260 further encapsulates the space enclosed by the arched bend 232 to form a pulling-stress stop point during trimming the supporting bar 230 .
  • the arched bend 232 and the free ends 211 A, 221 A of the fingers 211 , 221 are completely encapsulated by the encapsulant 260 . Therefore, the encapsulant 260 can firmly fix the supporting bar 230 without coming off nor loosening to further enhance the structural strengths and to further reinforce the locking functions of the supporting bar 230 inside the encapsulant 260 without changing the spacing between the first bonding fingers 211 or between the second bonding fingers 221 .
  • the darn bars horizontally connected between the adjacent first leads 210 and between the adjacent second leads 220 can be removed by the first dam-bar cutting processes, not shown in the figure. Then, the second dam-bar cutting processes are performed so that the adjacent first leads 210 and the adjacent second leads 220 become independent leads.
  • the arched bend 232 can absorb the pulling stresses and stop the stresses deliver through the supporting bar 230 to create cracks at the die-bonding plane under the chip 240 where the moisture will penetrate through the cracks leading to delamination of the supporting bar 230 .
  • the width of the arched bend 232 is defined as the first width W 1 and the width of a portion of the supporting bar 230 between the first bonding finger 211 and the second bonding finger 221 is defined as the second width W 2 where the first width W 1 is not be smaller than the second width W 2 to provide a larger pulling flexibility so that the supporting bar 230 will not be shifted nor tilted when under stresses.
  • the arched bend 232 is a half-circular arc disposed and extruded from the die-bonding plane of the first leads 210 and the second leads 220 without affecting the layout of the first leads 210 and the second leads 220 .
  • the arched bend 232 of the supporting bar 230 encapsulated by the encapsulant 260 and formed between the first leads 210 and the second leads 220 can avoid the shifting or tilting of the chip 240 during molding processes and can be used as a pulling-stress stop point for the supporting bar 230 to avoid moisture penetrating through the cracks along the supporting bar 230 leading to delamination. Moreover, the pull-stress stop point will not affect the layout of the leads nor the wire bonding processes.

Abstract

A leadframe-based semiconductor package and a leadframe for the package are revealed. The semiconductor package primarily includes parts of the leadframe including one or more first leads, one or more second leads, and a supporting bar disposed between the first leads and the second leads and further includes a chip attached to the first leads, the second leads and the supporting bar, a plurality of bonding wires and an encapsulant. The supporting bar has an extended portion projecting from the first bonding finger and the second bonding finger and connected to a non-lead side of the encapsulant wherein the extended portion has an arched bend to absorb the pulling stresses and to block stress transmission. Cracks caused by delamination of the supporting bar will not be created during trimming the supporting bar along the non-lead side of the encapsulant. Moisture penetration along the cracks of the supporting bar to the die- bonding plane under the chip is desirably prevented.

Description

    FIELD OF THE INVENTION
  • The present invention relates to semiconductor packages, especially to leadframe-based semiconductor packages and leadframes for semiconductor packages.
    • BACKGROUND OF THE INVENTION
  • Even though printed circuit boards and other substrates have gradually replaced leadframes as chip carriers of semiconductor packages, however, leadframe-based semiconductor packages still have the advantages of lower cost and high reliability. One of the leadframe-based semiconductor packages is Chip-On-Lead (COL) semiconductor package. The backside of semiconductor chip is disposed on a plurality of leads of a leadframe. Then the chip is electrically connected to the fingers of the leads by a plurality of bonding wires formed by wire bonding. Finally, an encapsulant is formed by molding to encapsulate the chip and the bonding wires where the external leads of the leads exposed and extended from the sides of the encapsulant are used as the external electrical connections. Even though COL semiconductor packages are very mature packages, however, there are still some molding defeats.
  • As shown in FIG. 1 and FIG. 2, a COL semiconductor package 100 comprises a plurality of first leads 110, a plurality of second leads 120, a chip 140, a plurality of first bonding wires 151, a plurality of second bonding wires 152, and an encapsulant 160. Each first lead 110 has a first external lead 111 and each second lead 120 has a second external lead 121. The first external leads 111 and the second external leads 121 are exposed and extended from two opposing sides of the encapsulant 160 and are properly bent for external electrical connections. The first leads 110 and the second leads 120 are further inwardly extended from two opposing sides of the encapsulant 160 where the lengths of the first leads 110 inside the encapsulant 160 are longer than the ones of the second leads 120 inside the encapsulant 160 for carrying the chip 140. The back surface of the chip 140 is attached to the first leads 110. The first bonding wires 151 connect from a plurality of bonding pads 141 disposed on the active surface 142 of the chip 140 to the bonding fingers of the first leads 110 and the second bonding wires 152 are bonded to the bonding fingers of the second leads 120. The encapsulant 160 encapsulates the chip 140, the bonding wires 151 and 152, parts of the first leads 110, and parts of the second leads 120.
  • However, as shown in FIG. 1, the chip 140 is only attached to the first leads 110 where the lengths of the first leads 110 must be long, therefore, the first leads 110 can not provide a strong structural strength to carry the chip 140. Moreover, during the formation of the encapsulant 160 by molding, the chip 140 is easily tilted or shifted due to mold flow, moreover, the first leads 110, the chip 140, or the first bonding wires 151 will easily expose from the encapsulant 160 leading to failure of the semiconductor packages.
    • SUMMARY OF THE INVENTION
  • The main purpose of the present invention is to provide a leadframe-based semiconductor package and a leadframe for the semiconductor package. The leadframe has a supporting bar disposed between the two symmetric leads to increase the carrying strengths for a chip to avoid tilting or shifting of a chip during molding processes and to eliminate broken bonding wires and exposed internal leads from the encapsulant.
  • The second purpose of the present invention is to provide a leadframe-based semiconductor package and a leadframe for the semiconductor package. The leadframe has a supporting bar with an arched bend as a stress-stopping point to avoid pulling stresses directly deliver to the die-bonding plane under the chip during trimming the supporting bar along the sides of an encapsulant. Moisture will not penetrate along cracks of the supporting bar into the die-bonding plane under the chip leading to delamination issues.
  • The third purpose of the present invention is to provide a leadframe-based semiconductor package and a leadframe for the semiconductor package. The leadframe has symmetric leads to increase carrying strengths for a chip without affecting the layout of the leads.
  • The fourth purpose of the present invention is to provide a leadframe-based semiconductor package and a leadframe for the semiconductor package to enhance the locking functions of the supporting bar inside an encapsulant.
  • According to the present invention, a leadframe-based semiconductor package is revealed, primarily comprising one or more first leads, one or more second leads, a supporting bar, a chip, a plurality of bonding wires, and an encapsulant. Each first lead has a first bonding finger and each second lead has a second bonding finger. The supporting bar is disposed between the first leads and the second leads. The chip is attached to the first leads, the second leads and the supporting bar where the chip has a plurality of bonding pads. The bonding wires are electrically bonded the bonding pads to the first bonding fingers and to the second bonding fingers. The encapsulant encapsulates parts of the first leads including the first bonding fingers, parts of the second leads including the second bonding fingers, the supporting bar, the chip, and the bonding wires. Moreover, the supporting bar has an extended portion projecting from the first bonding fingers and the second bonding fingers and connecting to a non-lead side of the encapsulant. The extended portion has an arched bend.
    • DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-sectional view of a prior art leadframe-based semiconductor package.
  • FIG. 2 is a top view of a prior art leadframe-based semiconductor package to show a chip disposed on the leads of a leadframe.
  • FIG. 3 is a cross-sectional view of a leadframe-based semiconductor package according to the preferred embodiment of the present invention.
  • FIG. 4 is a partially top view of some components of a leadframe-based semiconductor package before encapsulation to show a chip disposed on the leads of a leadframe according to the preferred embodiment of the present invention.
  • FIG. 5 is a partially top view of a leadframe for the leadframe-based semiconductor package according to the preferred embodiment of the present invention.
  • FIG. 6 is a partial three-dimensional view of the leadframe according to the preferred embodiment of the present invention.
  • FIG. 7 is a partially cross-sectional view of the leadframe-based semiconductor package along one first bonding finger according to the preferred embodiment of the present invention.
  • FIG. 8 is a partially cross-sectional view of the leadframe-based semiconductor package along the supporting bar according to the preferred embodiment of the present invention.
    •  DETAIL DESCRIPTION OF THE INVENTION
  • Please refer to the attached drawings, the present invention is described by means of embodiments below.
  • According to the preferred embodiment of the present invention, a leadframe-based semiconductor package and a leadframe for the package are revealed. As shown in FIG. 3 and FIG. 4, the semiconductor package 200 primarily comprises one or more first leads 210, one or more second leads 220, a supporting bar 230, a chip 240, a plurality of first bonding wires 251, a plurality of second bonding wires 252, and an encapsulant 260. The semiconductor package 200 is a Chip-On-Lead (COL) package.
  • As shown in FIG. 5 and FIG. 6, the first leads 210, the second leads 220, and the supporting bar 230 are parts of the same leadframe with proper thickness (about 0.2 mm thick) and made of the same metal material such as copper, iron or its alloy. Each first lead 210 has a first bonding finger 211 and each second lead 220 has a second bonding finger 221. The supporting bar 230 is disposed between the first leads 210 and the second leads 220 to increase the chip carrying strength of the leads. However, the supporting bar 230 has no external lead for external electrical connection and is only used to offer mechanical connection. As shown in FIG. 3, the external portion of the leads of a leadframe arranged on the same side of the encapsulant 260 is called “first leads” and the external portion of the leads of a leadframe arranged on the opposing side of the encapsulant 260 is called “second leads”. In the present embodiment, there are a plurality of first leads 210 and a plurality of second leads 220 where the lead counts of both the first leads 210 and the second leads 220 are about the same. However, the lengths of the adjacent first leads 210 or of the second leads 220 can be slightly different. The first bonding fingers 211 of the first leads 210 and the second bonding fingers 221 of the second leads 220 are linearly arranged. Therefore, the first leads 210 and the second leads 220 have free ends 211A and 221A respectively, i.e., the lead ends of the first bonding fingers 211 and the second bonding fingers 221 are not connected to the first leads 210 nor the second leads 220. As shown in FIG. 6 and FIG. 7, the free ends 211A of the first bonding fingers 211 and the free ends 221A of the second bonding fingers 221 are arranged toward a non-lead side 261 of the encapsulant 260 without connecting to the non-lead side 261 to prevent bonding fingers exposed from the encapsulant 260 and from contaminations leading to electrical short in the environment. The non-lead side 261 is one of the sides of the encapsulant 260 from which no external lead extends. The leadframe includes an encapsulation area for forming the encapsulant 260 where the first leads 210 including the first bonding fingers 211, the second leads 220 including the second bonding fingers 221 and the supporting bar 230 are located within the encapsulation area except for the first external leads 212 of the first leads 210 and the second external leads 222 of the second leads 220.
  • Furthermore, as shown in FIG. 5 and FIG. 6, the supporting bar 230 has an extending portion 231 projecting from the first bonding fingers 211 and the second bonding fingers 221 and connecting to the non-lead side 261 of the encapsulant 260, as shown in FIG. 8. Moreover, the extended portion 231 has an arched bend 232. Therefore, the supporting bar 230 can enhance the chip carrying strengths of the first leads 210 and the second leads 220 to the chip 240 to avoid shifting or tilting of the chip 240 attached on the first leads 210 and on the second leads 220 during packaging processes.
  • As shown in FIG. 3, the chip 240 is attached to the first leads 210, the second leads 220, and the supporting bar 230 where the chip 240 has a plurality of bonding pads 241. The chip 240 further has an active surface 242 and a back surface 243 where the bonding pads 241 and the IC components are disposed on the active surface 241. In the present embodiment, the back surface 243 is attached to the first leads 210, the second leads 220, and the supporting bar 230 such that the first bonding fingers 211, the second bonding fingers 221 and the arched bend 232 are located between the non-lead side 261 of the encapsulant 260 and the chip 240, as shown in FIG. 4, FIG. 7, and FIG. 8. Preferably, the portions of the first leads 210, the portions of the second leads 220, and the portion of the supporting bar 230 attached by the chip 240 are formed on a die-bonding plane. Normally, the die-bonding plane is the forming plane of the leadframe before semiconductor packaging processes. Moreover, the arched bend 232 is a half-circular arc extruded from the die-bonding plane, as shown in FIG. 6, without affecting the layout of the first bonding fingers 211 and the second bonding fingers 221.
  • As shown in FIG. 3, the first bonding wires 251 electrically connect some of the bonding pads 241 of the chip 240 to the first bonding fingers 211 and the second bonding wires 252 electrically connect the other bonding pads 241 of the chip 240 to the second bonding fingers 221, respectively, so that signals, power, and grounding of the chip 240 can be electrically connected to the first leads 210 and the second leads 220 and further be electrically connected to the first external leads 212 and the second external leads 222 at two opposing lead sides 262 and 263 of the encapsulant 260. As shown in FIG. 3, FIG. 7, and FIG. 8, the encapsulant 260 encapsulates parts of the first leads 210 including the first bonding fingers 211, parts of the second leads 220 including the second bonding fingers 221, the supporting bar 230, the chip 240, the first bonding wires 251, and the second bonding wires 252. In the present embodiment, the encapsulant 260 can be formed by transfer molding where the encapsulant 260 is a dielectric compound material including resin, silicon dioxide fillers, curing agents, dyes, etc.
  • As shown in FIG. 3 again, in the present embodiment, the semiconductor package 200 can be a TSOP (Thin Small Outline Package). The encapsulant 260 has a first lead side 262 and a second lead side 263 where the first lead side 262 and the second lead side 263 are parallel to and are connected to both ends of the non-lead side 261. The first external leads 212 of the first leads 210 are exposed and extended from the first lead side 262 and the second external leads 222 of the second leads 220 are exposed and extended from the second lead side 263 where the first external leads 212 and the second external leads 222 are formed into gull leads or other shapes such as I-shape or J-shape to SMT to an external printed circuit board, not shown in the figure. As shown in FIG. 4 again, in this embodiment, the first leads 210 and the second leads 220 are symmetric with respect to the supporting bar 230. Therefore, the external leads 212 and 222 disposed on different lead sides 262 and 263 of the encapsulant 260 can share the loading of the package 200 with the supporting bar 230 to get better chip carrying strengths. Furthermore, as shown in FIG. 5 and FIG. 6, the first leads 210 and the second leads 220 have planar bends for guiding the mold flow so that the molding gate for forming the encapsulant 260 can be disposed at the other non-lead side of the encapsulant 260 opposing to the non-lead side 261 to be away from the first bonding fingers 211, the second bonding fingers 221, and the sidewall of the arched bend 232 of the supporting bar 230 to avoid shifting or tilting of the chip 240 during molding.
  • As shown in FIG. 8, the encapsulant 260 further encapsulates the space enclosed by the arched bend 232 to form a pulling-stress stop point during trimming the supporting bar 230. In the present embodiment, the arched bend 232 and the free ends 211A, 221A of the fingers 211, 221 are completely encapsulated by the encapsulant 260. Therefore, the encapsulant 260 can firmly fix the supporting bar 230 without coming off nor loosening to further enhance the structural strengths and to further reinforce the locking functions of the supporting bar 230 inside the encapsulant 260 without changing the spacing between the first bonding fingers 211 or between the second bonding fingers 221. During singulation processes after molding, the darn bars horizontally connected between the adjacent first leads 210 and between the adjacent second leads 220 can be removed by the first dam-bar cutting processes, not shown in the figure. Then, the second dam-bar cutting processes are performed so that the adjacent first leads 210 and the adjacent second leads 220 become independent leads. When the supporting bar 230 is cut along the non-lead side 261 of the encapsulant 260 by a punch tool 10 either during the first or the second dam-bar cutting processes, the arched bend 232 can absorb the pulling stresses and stop the stresses deliver through the supporting bar 230 to create cracks at the die-bonding plane under the chip 240 where the moisture will penetrate through the cracks leading to delamination of the supporting bar 230.
  • More specifically, as shown in FIG. 6, the width of the arched bend 232 is defined as the first width W1 and the width of a portion of the supporting bar 230 between the first bonding finger 211 and the second bonding finger 221 is defined as the second width W2 where the first width W1 is not be smaller than the second width W2 to provide a larger pulling flexibility so that the supporting bar 230 will not be shifted nor tilted when under stresses. Moreover, the arched bend 232 is a half-circular arc disposed and extruded from the die-bonding plane of the first leads 210 and the second leads 220 without affecting the layout of the first leads 210 and the second leads 220.
  • To be summarized, the arched bend 232 of the supporting bar 230 encapsulated by the encapsulant 260 and formed between the first leads 210 and the second leads 220 can avoid the shifting or tilting of the chip 240 during molding processes and can be used as a pulling-stress stop point for the supporting bar 230 to avoid moisture penetrating through the cracks along the supporting bar 230 leading to delamination. Moreover, the pull-stress stop point will not affect the layout of the leads nor the wire bonding processes.
  • The above description of embodiments of this invention is intended to be illustrative and not limiting. Other embodiments of this invention will be obvious to those skilled in the art in view of the above disclosure.

Claims (14)

1. A leadframe-based semiconductor package primarily comprising:
one or more first leads having a first bonding finger;
one or more second leads having a second bonding finger;
a supporting bar disposed between the first leads and the second leads;
a chip disposed on the first leads, the second leads, and the supporting bar, the chip having a plurality of bonding pads;
a plurality of bonding wires electrically connecting the bonding pads to the first bonding finger and to the second bonding finger; and
an encapsulant encapsulating parts of the first leads including the first bonding finger, parts of the second leads including the second bonding finger, the supporting bar, the chip, and the bonding wires;
wherein the supporting bar has an extended portion projecting from the first bonding finger and the second bonding finger and connecting to a non-lead side of the encapsulant;
wherein the extended portion has an arched bend.
2. The leadframe-based semiconductor package of claim 1, wherein the encapsulant encapsulates the space enclosed by the arched bend.
3. The leadframe-based semiconductor package of claim 1, wherein the width of the arched bend is not smaller than the width of a portion of the supporting bar between the first bonding finger and the second bonding finger.
4. The leadframe-based semiconductor package of claim 1, wherein the encapsulant has a first lead side and the second lead side being parallel to each other and connected with both ends of the non-lead side; wherein the first leads further have a plurality of first external leads exposed and extended from the first lead side; wherein the second leads further have a plurality of second external leads exposed and extended from the second lead side; wherein the first bonding finger and the second bonding finger are adjacent to but not connecting to the non-lead side of the encapsulant.
5. The leadframe-based semiconductor package of claim 4, wherein the first leads and the second leads are symmetric with respect to the supporting bar.
6. The leadframe-based semiconductor package of claim 1, wherein the portions of the first leads, the portions of the second leads, and the portion of the supporting bar attached by the chip are formed on a die-bonding plane, wherein the arched bend has a half-circular profile extruded from the die-bonding plane.
7. The leadframe-based semiconductor package of claim 6, wherein the chip has an active surface and a back surface, and the bonding pads are disposed on the active surface; wherein the back surface is attached to the first leads, the second leads, and the supporting bar such that the first bonding finger, the second bonding finger and the arched bend are located between the chip and the non-lead side of the encapsulant.
8. The leadframe-based semiconductor package of claim 7, wherein each of the first and second bonding fingers has a free end toward the non-lead side; wherein the free ends are completely encapsulated by the encapsulant.
9. A leadframe for a leadframe-based semiconductor package, primarily comprising:
one or more first leads having a first bonding finger;
one or more second leads having a second bonding finger;
a supporting bar disposed between the first leads and the second leads;
wherein the supporting bar has an extended portion projecting from the first bonding finger and the second bonding finger and extending to a non-lead side of an encapsulation area;
wherein the extended portion has an arched bend.
10. The leadframe of claim 9, wherein the width of the arched bend is not smaller than the width of a portion of the supporting bar between the first bonding finger and the second bonding finger.
11. The leadframe of claim 9, wherein the encapsulation area has a first lead side and a second lead side being parallel to each other and connected with both ends of the non-lead side; wherein the first leads further have a plurality of first external leads extended from the first lead side; wherein the second leads further have a plurality of second external leads extended from the second lead side; wherein the first bonding finger and the second bonding finger are adjacent to but not extending to the non-lead side of the encapsulation area.
12. The leadframe of claim 1, wherein the first leads and the second leads are symmetric with respect to the supporting bar.
13. The leadframe of claim 9, wherein the portions of the first leads, the portions of the second leads, and the portion of the supporting bar are formed on a die-bonding plane; wherein the arched bend has a half-circular profile extruded from the plane.
14. The leadframe of claim 13, wherein each of the first and second bonding fingers has a free end toward the non-lead side; wherein the free ends are located within the encapsulation area.
US12/133,898 2008-06-05 2008-06-05 Leadframe-based semiconductor package having arched bend in a supporting bar and leadframe for the package Expired - Fee Related US7619307B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/133,898 US7619307B1 (en) 2008-06-05 2008-06-05 Leadframe-based semiconductor package having arched bend in a supporting bar and leadframe for the package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/133,898 US7619307B1 (en) 2008-06-05 2008-06-05 Leadframe-based semiconductor package having arched bend in a supporting bar and leadframe for the package

Publications (2)

Publication Number Publication Date
US7619307B1 US7619307B1 (en) 2009-11-17
US20090302443A1 true US20090302443A1 (en) 2009-12-10

Family

ID=41279634

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/133,898 Expired - Fee Related US7619307B1 (en) 2008-06-05 2008-06-05 Leadframe-based semiconductor package having arched bend in a supporting bar and leadframe for the package

Country Status (1)

Country Link
US (1) US7619307B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090224377A1 (en) * 2008-03-09 2009-09-10 Wen-Jeng Fan Semiconductor device with wire-bonding on multi-zigzag fingers

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7375415B2 (en) * 2005-06-30 2008-05-20 Sandisk Corporation Die package with asymmetric leadframe connection
CN101853790A (en) * 2009-03-30 2010-10-06 飞思卡尔半导体公司 New process flow of COL (Chip On Lead) packaging
ITTO20150231A1 (en) 2015-04-24 2016-10-24 St Microelectronics Srl PROCEDURE FOR PRODUCING LEAD FRAME FOR CORRESPONDING ELECTRONIC COMPONENTS, COMPONENT AND IT PRODUCT

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5150194A (en) * 1991-04-24 1992-09-22 Micron Technology, Inc. Anti-bow zip lead frame design
US5197183A (en) * 1991-11-05 1993-03-30 Lsi Logic Corporation Modified lead frame for reducing wire wash in transfer molding of IC packages
US5389739A (en) * 1992-12-15 1995-02-14 Hewlett-Packard Company Electronic device packaging assembly
US5420459A (en) * 1992-12-22 1995-05-30 Kabushiki Kaisha Toshiba Resin encapsulation type semiconductor device having an improved lead configuration
US6256200B1 (en) * 1999-05-27 2001-07-03 Allen K. Lam Symmetrical package for semiconductor die
US6307755B1 (en) * 1999-05-27 2001-10-23 Richard K. Williams Surface mount semiconductor package, die-leadframe combination and leadframe therefor and method of mounting leadframes to surfaces of semiconductor die
US6897550B1 (en) * 2003-06-11 2005-05-24 Amkor Technology, Inc. Fully-molded leadframe stand-off feature
US7256482B2 (en) * 2004-08-12 2007-08-14 Texas Instruments Incorporated Integrated circuit chip packaging assembly
US20070215996A1 (en) * 2006-03-15 2007-09-20 Ralf Otremba Electronic Component and Method for its Assembly
US20080061413A1 (en) * 2006-09-07 2008-03-13 Ralf Otremba Semiconductor component having a semiconductor die and a leadframe
US7381593B2 (en) * 2004-08-05 2008-06-03 St Assembly Test Services Ltd. Method and apparatus for stacked die packaging
US20090166822A1 (en) * 2007-12-27 2009-07-02 Zigmund Ramirez Camacho Integrated circuit package system with shielding

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5150194A (en) * 1991-04-24 1992-09-22 Micron Technology, Inc. Anti-bow zip lead frame design
US5197183A (en) * 1991-11-05 1993-03-30 Lsi Logic Corporation Modified lead frame for reducing wire wash in transfer molding of IC packages
US5389739A (en) * 1992-12-15 1995-02-14 Hewlett-Packard Company Electronic device packaging assembly
US5420459A (en) * 1992-12-22 1995-05-30 Kabushiki Kaisha Toshiba Resin encapsulation type semiconductor device having an improved lead configuration
US6256200B1 (en) * 1999-05-27 2001-07-03 Allen K. Lam Symmetrical package for semiconductor die
US6307755B1 (en) * 1999-05-27 2001-10-23 Richard K. Williams Surface mount semiconductor package, die-leadframe combination and leadframe therefor and method of mounting leadframes to surfaces of semiconductor die
US6897550B1 (en) * 2003-06-11 2005-05-24 Amkor Technology, Inc. Fully-molded leadframe stand-off feature
US7381593B2 (en) * 2004-08-05 2008-06-03 St Assembly Test Services Ltd. Method and apparatus for stacked die packaging
US7256482B2 (en) * 2004-08-12 2007-08-14 Texas Instruments Incorporated Integrated circuit chip packaging assembly
US20070215996A1 (en) * 2006-03-15 2007-09-20 Ralf Otremba Electronic Component and Method for its Assembly
US20080061413A1 (en) * 2006-09-07 2008-03-13 Ralf Otremba Semiconductor component having a semiconductor die and a leadframe
US20090166822A1 (en) * 2007-12-27 2009-07-02 Zigmund Ramirez Camacho Integrated circuit package system with shielding

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090224377A1 (en) * 2008-03-09 2009-09-10 Wen-Jeng Fan Semiconductor device with wire-bonding on multi-zigzag fingers
US7821112B2 (en) * 2008-03-09 2010-10-26 Powertech Technology Inc Semiconductor device with wire-bonding on multi-zigzag fingers

Also Published As

Publication number Publication date
US7619307B1 (en) 2009-11-17

Similar Documents

Publication Publication Date Title
US8698291B2 (en) Packaged leadless semiconductor device
US9324644B2 (en) Semiconductor device
US8115299B2 (en) Semiconductor device, lead frame and method of manufacturing semiconductor device
US7410835B2 (en) Method for fabricating semiconductor package with short-prevented lead frame
US20120126378A1 (en) Semiconductor device package with electromagnetic shielding
US7633143B1 (en) Semiconductor package having plural chips side by side arranged on a leadframe
US20080029860A1 (en) Semiconductor device with internal heat sink
US9202777B2 (en) Semiconductor package system with cut multiple lead pads
US7619307B1 (en) Leadframe-based semiconductor package having arched bend in a supporting bar and leadframe for the package
US20080128741A1 (en) Leadframe and Semiconductor Package
US20090206459A1 (en) Quad flat non-leaded package structure
TWI382503B (en) Quad flat non-leaded package
US10290593B2 (en) Method of assembling QFP type semiconductor device
US20120074549A1 (en) Semiconductor device with exposed pad
JP2009182004A (en) Semiconductor device
US20130075881A1 (en) Memory card package with a small substrate
US20110062569A1 (en) Semiconductor device package with down-set leads
WO2007143730A2 (en) Semiconductor device with high current performance packaging
US7005728B1 (en) Lead configuration for inline packages
US9818675B2 (en) Semiconductor device including conductive clip with flexible leads and related methods
US11869837B2 (en) Semiconductor device packaging extendable lead and method therefor
US20090096070A1 (en) Semiconductor package and substrate for the same
TW201309126A (en) Memory card package having a small substrate
US7951651B2 (en) Dual flat non-leaded semiconductor package
JP5145596B2 (en) Semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: POWERTECH TECHNOLOGY INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, CHIN-FA;HSIEH, WAN-JUNG;HSU, YU-MEI;REEL/FRAME:021054/0738

Effective date: 20080508

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20211117