US20090173956A1 - Contact for a semiconductor light emitting device - Google Patents
Contact for a semiconductor light emitting device Download PDFInfo
- Publication number
- US20090173956A1 US20090173956A1 US11/956,984 US95698407A US2009173956A1 US 20090173956 A1 US20090173956 A1 US 20090173956A1 US 95698407 A US95698407 A US 95698407A US 2009173956 A1 US2009173956 A1 US 2009173956A1
- Authority
- US
- United States
- Prior art keywords
- layer
- type
- semiconductor structure
- contact
- contact layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/40—Materials therefor
- H01L33/405—Reflective materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0093—Wafer bonding; Removal of the growth substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/483—Containers
- H01L33/486—Containers adapted for surface mounting
Definitions
- FIGS. 1 and 2 show the fabrication of a conventional transparent substrate (TS) AlGaInP LED.
- TS transparent substrate
- an etch stop layer 12 such as a 1000 ⁇ n-In 0.5 Ga 0.5 P layer, is grown over a semiconductor substrate 10 , typically GaAs.
- Device layers 14 including a lower confining layer, at least one (Al x Gal 1-x ) y In 1-y P active layer, and an upper confining layer, all placed in a double heterostructure configuration, are grown over etch stop layer 12 , followed by an optional thick (for example, between 5 and 100 ⁇ m thick) window layer 16 , often p-type GaP grown by vapor phase epitaxy.
- the confining layers are made of a transparent semiconductor and enhance the internal quantum efficiency of the LED, defined as the fraction of electron-hole pairs in the active layer that recombine and emit light.
- the light emitting region may consist of a single thick uniform composition layer or a series of thin wells and barriers.
- GaAs is preferred as a growth substrate because it is lattice matched to (Al x Gal 1-x ) y In 1-y P at compositions favored for the formation of LEDs that emit light in the yellow-green to red regions of the visible spectrum, at y ⁇ 0.5.
- Ge is an alternative lattice-matched substrate. Since typical growth substrates are absorbing, they are often removed and replaced by a transparent substrate, as illustrated in FIG. 2 .
- GaAs substrate 10 shown in FIG. 1 , is removed by an etch that etches GaAs at a much faster rate than etch stop layer 12 .
- a transparent substrate 18 typically n-type GaP, is wafer bonded to the lower surface of the epitaxial structure (etch stop layer 12 in FIG.
- LED chips are then processed from the bonded wafers using conventional metal contacts and chip fabrication techniques suitable for the p-type epitaxial GaP anode and the n-type wafer-bonded GaP cathode.
- Transparent substrate 18 and window layer 16 also a transparent semiconductor, spread current laterally in the device and increase the side light emission. Current spreading is particularly important on the p-side of the active region, due to the low mobility of holes in AlGaInP layers.
- the use of thick semiconductor layers has several disadvantages over other approaches, however, due to the tradeoff between light absorption and electrical and thermal resistivity common in semiconductor materials.
- TS AlGaInP device structure An alternative to a TS AlGaInP device structure is a thin film structure where the semiconductor-semiconductor bonding is eliminated. Instead, a partially processed wafer is bonded to a handle substrate, typically Si, Ge or a metal substrate. After bonding to the handle substrate, the growth substrate is removed and the wafer processing is completed.
- a handle substrate typically Si, Ge or a metal substrate.
- the growth substrate is removed and the wafer processing is completed.
- Such devices often include an absorbing n-contact layer, such as GaAs, and a vertical injection structure where the n- and p-contacts are formed on opposite sides of the semiconductor structure, as in FIG. 2 .
- an AlGaInP light emitting device is formed as a thin, flip chip device.
- the device includes a semiconductor structure comprising an AlGaInP light emitting layer disposed between an n-type region and a p-type region.
- N- and p-contacts electrically connected to the n- and p-type regions are both formed on the same side of the semiconductor structure.
- the device includes a thick n-layer, to distribute current laterally, and a thinner p-layer, to conduct current mostly vertically.
- the semiconductor structure is connected to the mount via the contacts.
- the growth substrate is removed from the semiconductor structure and the thick transparent substrate described above is omitted, such that the total thickness of semiconductor layers in the device may be less than 15 ⁇ m in some embodiments, less than 10 ⁇ m in some embodiments.
- the top side of the semiconductor structure may be textured, roughened, or patterned.
- the semiconductor structure may include a p-type contact layer disposed between the p-type region and the p-contact.
- the interface between the p-type contact layer and the p-contact may be configured such that when the device is forward biased, carriers tunnel through the interface.
- the contact need not be annealed, which may improve the reflectivity of the contact, as annealing generally causes alloying between the semiconductor material and the metal contact which often reduces the reflectivity of the contact.
- the p-contact layer is one of GaP, AlGaInP, and InGaP, doped at least in portions to a hole concentration of at least 5 ⁇ 10 18 cm ⁇ 3 .
- the p-contact may be a full sheet of metal, which increases the optical reflectivity, minimizes the electrical contact resistance and decreases the thermal impedance of the device.
- a tunneling contact may permit the use of a variety of highly reflective metals for the p-contact, such as Ag.
- FIG. 1 illustrates a prior art AlGaInP LED device structure grown over an absorbing substrate.
- FIG. 2 illustrates a prior art transparent substrate AlGaInP LED.
- FIG. 3 illustrates the semiconductor structure of a device according to embodiments of the invention.
- FIG. 4 illustrates a flip chip device according to embodiments of the invention.
- FIG. 5 is an exploded view of a packaged light emitting device.
- FIG. 6 illustrates a portion of a p-contact and p-type contact layer with highly doped semiconductor dots and a dielectric layer disposed between parts of the p-contact and the p-type contact layer.
- FIG. 7 illustrates a portion of a p-contact and a p-type contact layer where portions of the p-type contact layer are etched away.
- AlGaInP may refer in particular to a quaternary alloy of aluminum, indium, gallium, and phosphorus, or in general to any binary, ternary, or quaternary alloy of aluminum, indium, gallium, and phosphorus.
- contact may refer in particular to a metal electrode, or in general to the combination of a semiconductor contact layer, a metal electrode, and any structures disposed between the semiconductor contact layer and the metal electrode.
- AlGaInP devices have conventionally included thick layers, particularly on the p-side of the light emitting region, for current spreading, due to the low mobility of holes in p-type AlGaInP material. Thinner p-type layers have generally not been used due to the difficulty of achieving high hole concentrations in AlGaInP.
- an AlGaInP light emitting device includes a highly doped, thin p-type contact layer.
- a reflective layer may be formed on the p-type contact layer such that the device may be configured as a thin film flip chip.
- N-type III-V layers generally have higher carrier mobility than p-type layers, therefore the thickness of the current distribution layer can be reduced by designing the device so most lateral current distribution takes place in an n-type layer, rather than a p-type layer. In such a device, the characteristics of the n-type layer are selected to provide adequate current distribution, to minimize the series resistance of the device, and to minimize absorption losses.
- FIG. 3 illustrates the epitaxial structure of a device according to embodiments of the invention.
- An etch stop layer 20 is grown over a conventional GaAs substrate 10 .
- Etch stop layer 20 may be any material that may be used to stop an etch used to later remove GaAs substrate 10 .
- Etch stop layer 20 may be, for example, InGaP, AlGaAs, or AlGaInP.
- the material of etch stop layer 20 may be lattice-matched to the growth substrate (typically GaAs), though it need not be.
- Etch stop layers that are not lattice matched to the growth substrate may be thin enough to avoid relaxation and/or may be strain compensated.
- etch stop layer 20 depends on the selectivity of the etch solutions used to remove the GaAs substrate 10 ; the less selective the etch, the thicker the etch stop layer.
- An AlGaAs etch stop layer may be, for example, between 2000 and 5000 ⁇ , though a thicker etch stop layer may be used if the etch stop layer is used to texture the emitting surface of the device, as described below.
- the composition x of an Al x Gal 1-x As etch stop layer may be, for example, between 0.50 and 0.95.
- multiple etch stop layers are included in the device. Multiple etch stop layers may be separated from each other by GaAs layers, though they need not be.
- a first etch stop layer is grown on the GaAs growth substrate, followed by a GaAs layer, followed by a second etch stop layer.
- the device layers are grown over the second etch stop layer. Any of the etch stop layers described above may be used in a device with multiple etch stop layers.
- the etch stop layers in a device may each have the properties (such as composition and thickness), though they need not.
- an AlGaAs first etch stop layer is grown over a GaAs substrate, followed by an InGaP second etch stop layer.
- an AlGaAs first etch stop layer is grown over a GaAs substrate, followed by an AlInGaP second etch stop layer.
- an AlGaAs etch stop layer 20 is grown on a GaAs growth substrate 10 .
- An n-type AlGaInP layer, part of n-type region 22 is grown in direct contact with AlGaAs etch stop layer 20 .
- the device layers including at least one light emitting layer in a light emitting region sandwiched between an n-type region and a p-type region, are grown over etch stop layer 20 , starting with n-type region 22 .
- the thickness and doping concentration of n-type region 22 are selected for low electrical resistance and good current distribution.
- n-type region 22 may be an AlGaInP layer 4 to 10 ⁇ m thick and doped with Te to a concentration of about 1 ⁇ 10 18 cm ⁇ 3 .
- An AlGaInP n-type region 22 is usually lattice-matched to GaAs. At higher dopant concentrations, the same current distribution may be achievable with a thinner layer; however, undesirable free carrier absorption may increase at higher dopant concentrations.
- N-type region 22 may therefore include a non-uniform doping concentration, such as one or more thick regions doped at 1 ⁇ 10 18 cm ⁇ 3 , and one or more thin regions that are doped more heavily, up to, for example, 1 ⁇ 10 19 cm ⁇ 3 .
- These highly doped regions may be doped with Te, Si, S, or other suitable dopants, and the high doping concentration can be achieved either by epitaxial growth, by dopant diffusion, or both.
- the composition of n-type region 22 is selected to minimize the step in index of refraction at the interface with the light emitting region, to avoid waveguiding light at that interface.
- the composition of n-type region 22 in a device with a light emitting region configured to emit red light is (Al 0.40 Ga 0.60 ) 0.5 In 0.5 P, approximately the same as the average composition in the light emitting region.
- a light emitting or active region 24 is grown over n-type region 22 .
- suitable light emitting regions include a single light emitting layer, and a multiple well light emitting region, in which multiple thick or thin light emitting wells are separated by barrier layers.
- the light emitting region 26 of a device configured to emit red light includes (Al 0.06 Ga 0.94 ) 0.5 In 0.5 P light emitting layers separated by (Al 0.65 Ga 0.35 ) 0.5 In 0.5 P barriers.
- the light emitting layers and the barriers may each have a thickness between, for example, 20 and 200 ⁇ .
- the total thickness of the light emitting region may be, for example, between 500 ⁇ and 3 ⁇ m.
- a p-type region 26 is grown over light emitting region 24 .
- P-type region 26 is configured to confine carriers in light emitting region 24 .
- p-type region 26 is (Al 0.65 Ga 0.35 ) 0.5 In 0.5 P and includes an extra thin layer of higher Al composition to help in the confinement of electrons. Since current injection from the p-side of light emitting region 24 is mostly vertical, the thickness of p-type region 26 may be on the order of microns; for example, between 0.5 and 3 ⁇ m. The proximity of the light emitting layers of the light emitting region to the p-contact through a thin p-type region 26 may also reduce the thermal impedance of the device.
- a p-type contact layer 28 is grown over p-type region 26 .
- P-type contact layer 28 is highly doped and transparent to light emitted by the light emitting region 24 .
- p-type contact layer 28 may be doped to a hole concentration of at least 5 ⁇ 10 18 cm ⁇ 3 in some embodiments, and at least 1 ⁇ 10 19 cm ⁇ 3 in some embodiments.
- P-type contact layer 28 may have a thickness between 100 ⁇ and 1000 ⁇
- a reflective layer is formed over p-contact layer 28 to form a non-alloyed contact. Electrical contact between p-type contact layer 28 and the reflective layer is achieved by tunneling of carriers through the surface depletion region of the interface.
- p-type contact layer 28 is highly doped GaP.
- a GaP contact layer 28 grown by metal organic chemical vapor deposition may be doped with Mg or Zn, activated to a hole concentration of at least 8 ⁇ 10 18 cm ⁇ 3 .
- the GaP layer may be grown at low growth temperature and low growth rate; for example, at growth temperatures approximately 50 to 200° C. below typical GaP growth temperatures of ⁇ 850° C., and at growth rates of approximately 1% to 10% of typical GaP growth rates of ⁇ 5 ⁇ m/hr.
- a GaP contact grown by molecular beam epitaxy may be doped with C to a concentration of at least 1 ⁇ 10 19 cm ⁇ 3 .
- the p-type contact layer may be grown, then the dopants are diffused into the p-type contact layer from a vapor source after growth, for example by providing a high pressure dopant source in a diffusion furnace or in the growth reactor, as is known in the art.
- Dopants may be diffused from a vapor source into the entire area of the surface of p-type contact layer 28 , or in discrete regions of p-type contact layer 28 , for example by masking parts of p-type contact layer 28 with, for example, a dielectric layer, prior to dopant diffusion.
- p-type contact layer 28 is a highly doped GaP or lattice-matched AlGaInP layer.
- the layer is doped by growing the semiconductor material, then depositing a layer, including a dopant source, over the grown layer.
- the dopant source layer may be elemental Zn, a AuZn alloy, or a doped dielectric layer.
- the layer including the dopant source may optionally be capped with a diffusion blocking layer.
- the structure is annealed such that the dopants diffuse into the semiconductor from the dopant source layer.
- the diffusion blocking layer and remaining dopant source layer are then stripped off.
- 3000 ⁇ to 5000 ⁇ of a AuZn alloy containing 4% Zn is deposited over a GaP layer, followed by a TiW diffusion blocking layer. The structure is heated, then the remaining TiW and AuZn are stripped.
- p-type contact layer 28 is highly doped InGaP or AlGaInP layer that is not lattice-matched to GaAs.
- the layer may be between 100 ⁇ and 300 ⁇ thick and doped with Mg or Zn to a hole concentration of at least 1 ⁇ 10 19 cm ⁇ 3 .
- FIG. 4 illustrates the epitaxial structure of FIG. 3 processed into a thin film flip chip device.
- a reflective metal 30 such as Ag is formed over p-type contact layer 28 .
- a contact metal is deposited on the semiconductor, then annealed at a high temperature (for example, at a temperature greater than 500° C.) to improve the contact. The anneal can decrease the reflectivity of the metal, possibly by causing intermixing of the metal and the semiconductor.
- the contact is referred to as a non-alloyed contact, and a high temperature anneal is not necessary.
- a low temperature anneal may improve the tunneling contact by gettering impurities or improving the bond between the metal contact and the semiconductor contact layer.
- a non-metal conductive material such as indium tin oxide (ITO) or ZnO is disposed between at least a portion of p-type contact layer 28 and reflective metal 30 .
- a combination of small contact regions and a dielectric mirror may be disposed between p-contact layer 28 and reflective metal 30 , as illustrated in FIG. 6 , which shows a portion of p-type contact layer 28 and reflective metal 30 .
- small dots of an alloyed metal such as AuZn might be patterned on p-contact layer 28 , surrounded by a non-conductive oxide 52 such as Al 2 O 3 .
- the structure is annealed to diffuse the AuZn dopants into the semiconductor to form highly doped semiconductor dots 50 , then the remaining AuZn metal is stripped off.
- a reflective metal 30 such as Ag is formed over the dielectric 52 and highly doped semiconductor dots 50 .
- the small areas 54 exposed to the diffusion of AuZn provide the electrical contact, and the larger percentage of the area covered by the dielectric 52 /reflective metal 30 provides a highly reflective surface.
- P-type layer 26 (shown in FIG. 3 ) might be between 1 ⁇ m to 3 ⁇ m thick to provide good enough lateral current distribution from the highly doped semiconductor dots 50 (shown in FIG. 6 ).
- the contact design illustrated in FIG. 6 since optical absorption from the AuZn diffused areas is minimized, the contact has suitably good reflectivity from the dielectric/metal areas.
- Highly doped semiconductor dots 50 in FIG. 6 may also be formed by growing p-type contact layer 28 , forming dielectric areas 52 with openings 54 , then diffusing dopants into p-type contact layer 28 from a vapor source on in openings 54 , as described above.
- portions of p-type contact layer 28 are removed, for example by etching, as illustrated in FIG. 7 .
- a highly doped layer such as p-type contact layer 28 is generally somewhat absorbing.
- areas 59 of absorbing material at the surface of p-type contact layer 28 may be etched away.
- the entire thickness of p-type contact layer 28 may be etched away at areas 59 , or some thickness of p-type contact layer 28 may remain, as illustrated in FIG. 7 .
- the remaining portions 58 of p-type contact layer 28 make electrical contact with p-contact 30 , for example by a tunneling contact as described herein.
- P-contact 30 may directly contact the surface of the p-type material at areas 59 , or an optional dielectric material 56 may be disposed between p-type contact layer 28 and p-contact 30 in the areas 59 where part of the p-type contact layer 28 is etched away.
- one or more vias are etched in the device, for example, by dry etching, to expose a portion of n-type region 22 on which n-contact 34 is formed.
- Direct electrical contact between n-type region 22 and n-contact 34 may be achieved by, for example, a Au/Ge n-contact 34 .
- n-contact 34 may be a tunneling, non-alloyed reflective contact such as Al deposited on a highly doped region of n-type layer 22 .
- N- and p-contacts 34 and 30 may be electrically isolated, redistributed and planarized by one or more dielectric layers 32 .
- a wafer of devices is then diced.
- An individual device is then connected to mount 40 by p- and n-interconnects 38 and 36 .
- Contacts 42 and 44 may be formed on the backside of mount 40 .
- n- and p-contacts 34 and 30 may be formed in substantially the same plane, and may cover at least 85% of the back surface of the LED structure.
- the mount has a corresponding layout of anode and cathode contacts substantially in the same plane.
- the LED die contacts and mount contacts are interconnected together such that virtually the entire surface of the LED die is supported by the contacts and submount. No underfill is necessary.
- LED to submount interconnection can be used, such as ultrasonic or thermosonic metal-to-metal interdiffusion (gold-gold, copper-copper, other ductile metals, or a combination of the above), or soldering with different alloy compositions such as gold-tin, gold-germanium, tin-silver, tin-lead, or other similar alloy systems.
- Suitable interconnects are described in more detail in US Published Patent Application 20070096130, titled “LED Assembly Having Maximum Metal Support for Laser Lift-Off of Growth Substrate,” and incorporated herein by reference.
- growth substrate 10 is removed, for example by an etch that terminates on etch stop layer 20 .
- Etch stop layer 20 may be removed by a dry etch or an etch that terminates on n-type region 22 .
- the exposed surface of n-type region 22 may be textured (i.e. roughened or patterned with, for example, a photonic crystal) to improve light extraction.
- n-type region 22 may be roughened by dry etching, photochemical etching, or photoelectrochemical etching.
- etch stop layer 20 may be textured, then the pattern transferred to n-type region 22 by dry etching.
- an additional transparent conductive oxide layer is deposited on the textured surface of n-type region 22 to improve current distribution in the device.
- the total thickness of the remaining semiconductor material in the finished device may be less than 15 ⁇ m in some embodiments, less than 10 ⁇ m in some embodiments.
- n-type region 22 is 4 to 6 ⁇ m thick
- light emitting region 24 is 1.5 ⁇ m thick
- p-type region 26 is 1.5 ⁇ m thick, for a total thickness of 7 to 9 ⁇ m.
- all the semiconductor layers (except the light emitting layers) in the finished device, in particular the n-type layer on which the n-contact is formed have a band gap larger than the band gap of the light emitting layers of the light emitting region. Accordingly, in such embodiments, no semiconductor layers in the device other than the light emitting layers directly absorb the light emitted by the light emitting region.
- the embodiments described herein may offer several advantages over conventional TS AlGaInP devices.
- the extraction efficiency of embodiments of the invention may approach that of thick-window TS AlGaInP devices with shaped sidewalls, but enhanced surface emission from a thin-film device may result in better directionality and higher surface brightness.
- the embodiments described herein allow for simpler growth structures, inexpensive fabrication, and potentially better heat extraction from the active region. Growth problems common in conventional TS AlGaInP devices, such as diffusion of p-dopants during the growth of GaP windows by VPE, may be avoided by the embodiments described herein.
- the embodiments described herein may offer several advantages over other thin film devices. For example, in some of the above embodiments, no wafer-level bonding, neither semiconductor-semiconductor wafer-level bonding nor wafer-level bonding to a handle substrate, is required. Wafer-level bonding can damage the semiconductor structure by imparting stress due to thermal expansion mismatch between the bonded structures or layers. Also, a wafer-level bond may be damaged by subsequent processing steps. The above embodiments may also simplify manufacturing because they do not require singulation of a structure bonded to a handle substrate. Further, the above embodiments eliminate problems associated with a vertical injection structure, such as optical occlusion of the light emitting region, fragile wire bonds, and structural interference with close optics.
- FIG. 5 is an exploded view of a packaged light emitting device, as described in more detail in U.S. Pat. No. 6,274,924.
- a heat-sinking slug 100 is placed into an insert-molded leadframe.
- the insert-molded leadframe is, for example, a filled plastic material 105 molded around a metal frame 106 that provides an electrical path.
- Slug 100 may include an optional reflector cup 102 .
- the light emitting device die 104 which may be any of the devices described in the embodiments above, is mounted directly or indirectly via a thermally conducting submount 103 to slug 100 .
- a cover 108 which may be an optical lens, may be added.
Abstract
Description
- Light emitting diodes (LEDs) are widely accepted as light sources in many applications that require low power consumption, small size, and high reliability. Energy-efficient diodes that emit light in the yellow-green to red regions of the visible spectrum contain active layers formed of an AlGaInP alloy.
FIGS. 1 and 2 show the fabrication of a conventional transparent substrate (TS) AlGaInP LED. InFIG. 1 , anetch stop layer 12, such as a 1000 Å n-In0.5Ga0.5P layer, is grown over asemiconductor substrate 10, typically GaAs.Device layers 14, including a lower confining layer, at least one (AlxGal1-x)yIn1-yP active layer, and an upper confining layer, all placed in a double heterostructure configuration, are grown overetch stop layer 12, followed by an optional thick (for example, between 5 and 100 μm thick)window layer 16, often p-type GaP grown by vapor phase epitaxy. The confining layers are made of a transparent semiconductor and enhance the internal quantum efficiency of the LED, defined as the fraction of electron-hole pairs in the active layer that recombine and emit light. The light emitting region may consist of a single thick uniform composition layer or a series of thin wells and barriers. - GaAs is preferred as a growth substrate because it is lattice matched to (AlxGal1-x)yIn1-yP at compositions favored for the formation of LEDs that emit light in the yellow-green to red regions of the visible spectrum, at y˜0.5. Ge is an alternative lattice-matched substrate. Since typical growth substrates are absorbing, they are often removed and replaced by a transparent substrate, as illustrated in
FIG. 2 .GaAs substrate 10, shown inFIG. 1 , is removed by an etch that etches GaAs at a much faster rate thanetch stop layer 12. Atransparent substrate 18, typically n-type GaP, is wafer bonded to the lower surface of the epitaxial structure (etch stop layer 12 inFIG. 2 ), generally by annealing the structure at an elevated temperature while uniaxial force is applied. LED chips are then processed from the bonded wafers using conventional metal contacts and chip fabrication techniques suitable for the p-type epitaxial GaP anode and the n-type wafer-bonded GaP cathode. -
Transparent substrate 18 andwindow layer 16, also a transparent semiconductor, spread current laterally in the device and increase the side light emission. Current spreading is particularly important on the p-side of the active region, due to the low mobility of holes in AlGaInP layers. The use of thick semiconductor layers has several disadvantages over other approaches, however, due to the tradeoff between light absorption and electrical and thermal resistivity common in semiconductor materials. - An alternative to a TS AlGaInP device structure is a thin film structure where the semiconductor-semiconductor bonding is eliminated. Instead, a partially processed wafer is bonded to a handle substrate, typically Si, Ge or a metal substrate. After bonding to the handle substrate, the growth substrate is removed and the wafer processing is completed. Such devices often include an absorbing n-contact layer, such as GaAs, and a vertical injection structure where the n- and p-contacts are formed on opposite sides of the semiconductor structure, as in
FIG. 2 . - In accordance with embodiments of the invention, an AlGaInP light emitting device is formed as a thin, flip chip device. The device includes a semiconductor structure comprising an AlGaInP light emitting layer disposed between an n-type region and a p-type region. N- and p-contacts electrically connected to the n- and p-type regions are both formed on the same side of the semiconductor structure. In some embodiments, the device includes a thick n-layer, to distribute current laterally, and a thinner p-layer, to conduct current mostly vertically. The semiconductor structure is connected to the mount via the contacts. The growth substrate is removed from the semiconductor structure and the thick transparent substrate described above is omitted, such that the total thickness of semiconductor layers in the device may be less than 15 μm in some embodiments, less than 10 μm in some embodiments. The top side of the semiconductor structure may be textured, roughened, or patterned.
- In order to minimize the contact resistance on the p-side of the light emitting layer, the semiconductor structure may include a p-type contact layer disposed between the p-type region and the p-contact. The interface between the p-type contact layer and the p-contact may be configured such that when the device is forward biased, carriers tunnel through the interface. As a result, the contact need not be annealed, which may improve the reflectivity of the contact, as annealing generally causes alloying between the semiconductor material and the metal contact which often reduces the reflectivity of the contact. In some embodiments, the p-contact layer is one of GaP, AlGaInP, and InGaP, doped at least in portions to a hole concentration of at least 5×1018 cm−3. The p-contact may be a full sheet of metal, which increases the optical reflectivity, minimizes the electrical contact resistance and decreases the thermal impedance of the device. A tunneling contact may permit the use of a variety of highly reflective metals for the p-contact, such as Ag.
-
FIG. 1 illustrates a prior art AlGaInP LED device structure grown over an absorbing substrate. -
FIG. 2 illustrates a prior art transparent substrate AlGaInP LED. -
FIG. 3 illustrates the semiconductor structure of a device according to embodiments of the invention. -
FIG. 4 illustrates a flip chip device according to embodiments of the invention. -
FIG. 5 is an exploded view of a packaged light emitting device. -
FIG. 6 illustrates a portion of a p-contact and p-type contact layer with highly doped semiconductor dots and a dielectric layer disposed between parts of the p-contact and the p-type contact layer. -
FIG. 7 illustrates a portion of a p-contact and a p-type contact layer where portions of the p-type contact layer are etched away. - Depending on the context, as used herein, “AlGaInP” may refer in particular to a quaternary alloy of aluminum, indium, gallium, and phosphorus, or in general to any binary, ternary, or quaternary alloy of aluminum, indium, gallium, and phosphorus. Depending on the context, as used herein, “contact” may refer in particular to a metal electrode, or in general to the combination of a semiconductor contact layer, a metal electrode, and any structures disposed between the semiconductor contact layer and the metal electrode.
- As described above, AlGaInP devices have conventionally included thick layers, particularly on the p-side of the light emitting region, for current spreading, due to the low mobility of holes in p-type AlGaInP material. Thinner p-type layers have generally not been used due to the difficulty of achieving high hole concentrations in AlGaInP.
- In accordance with embodiments of the invention, an AlGaInP light emitting device includes a highly doped, thin p-type contact layer. A reflective layer may be formed on the p-type contact layer such that the device may be configured as a thin film flip chip. N-type III-V layers generally have higher carrier mobility than p-type layers, therefore the thickness of the current distribution layer can be reduced by designing the device so most lateral current distribution takes place in an n-type layer, rather than a p-type layer. In such a device, the characteristics of the n-type layer are selected to provide adequate current distribution, to minimize the series resistance of the device, and to minimize absorption losses.
-
FIG. 3 illustrates the epitaxial structure of a device according to embodiments of the invention. Anetch stop layer 20 is grown over aconventional GaAs substrate 10.Etch stop layer 20 may be any material that may be used to stop an etch used to later removeGaAs substrate 10.Etch stop layer 20 may be, for example, InGaP, AlGaAs, or AlGaInP. The material ofetch stop layer 20 may be lattice-matched to the growth substrate (typically GaAs), though it need not be. Etch stop layers that are not lattice matched to the growth substrate may be thin enough to avoid relaxation and/or may be strain compensated. The thickness ofetch stop layer 20 depends on the selectivity of the etch solutions used to remove theGaAs substrate 10; the less selective the etch, the thicker the etch stop layer. An AlGaAs etch stop layer may be, for example, between 2000 and 5000 Å, though a thicker etch stop layer may be used if the etch stop layer is used to texture the emitting surface of the device, as described below. The composition x of an AlxGal1-xAs etch stop layer may be, for example, between 0.50 and 0.95. - In some embodiments, multiple etch stop layers are included in the device. Multiple etch stop layers may be separated from each other by GaAs layers, though they need not be. In one example, a first etch stop layer is grown on the GaAs growth substrate, followed by a GaAs layer, followed by a second etch stop layer. The device layers are grown over the second etch stop layer. Any of the etch stop layers described above may be used in a device with multiple etch stop layers. The etch stop layers in a device may each have the properties (such as composition and thickness), though they need not. In a first example, an AlGaAs first etch stop layer is grown over a GaAs substrate, followed by an InGaP second etch stop layer. In a second example, an AlGaAs first etch stop layer is grown over a GaAs substrate, followed by an AlInGaP second etch stop layer.
- In one embodiment, an AlGaAs
etch stop layer 20 is grown on aGaAs growth substrate 10. An n-type AlGaInP layer, part of n-type region 22, is grown in direct contact with AlGaAsetch stop layer 20. - The device layers, including at least one light emitting layer in a light emitting region sandwiched between an n-type region and a p-type region, are grown over
etch stop layer 20, starting with n-type region 22. The thickness and doping concentration of n-type region 22 are selected for low electrical resistance and good current distribution. For example, n-type region 22 may be an AlGaInP layer 4 to 10 μm thick and doped with Te to a concentration of about 1×1018 cm−3. An AlGaInP n-type region 22 is usually lattice-matched to GaAs. At higher dopant concentrations, the same current distribution may be achievable with a thinner layer; however, undesirable free carrier absorption may increase at higher dopant concentrations. N-type region 22 may therefore include a non-uniform doping concentration, such as one or more thick regions doped at 1×1018 cm−3, and one or more thin regions that are doped more heavily, up to, for example, 1×1019 cm−3. These highly doped regions may be doped with Te, Si, S, or other suitable dopants, and the high doping concentration can be achieved either by epitaxial growth, by dopant diffusion, or both. - The composition of n-
type region 22 is selected to minimize the step in index of refraction at the interface with the light emitting region, to avoid waveguiding light at that interface. In one example, the composition of n-type region 22 in a device with a light emitting region configured to emit red light is (Al0.40Ga0.60)0.5In0.5P, approximately the same as the average composition in the light emitting region. - A light emitting or
active region 24 is grown over n-type region 22. Examples of suitable light emitting regions include a single light emitting layer, and a multiple well light emitting region, in which multiple thick or thin light emitting wells are separated by barrier layers. In one example, thelight emitting region 26 of a device configured to emit red light includes (Al0.06Ga0.94)0.5In0.5P light emitting layers separated by (Al0.65Ga0.35)0.5In0.5P barriers. The light emitting layers and the barriers may each have a thickness between, for example, 20 and 200 Å. The total thickness of the light emitting region may be, for example, between 500 Å and 3 μm. - A p-
type region 26 is grown over light emittingregion 24. P-type region 26 is configured to confine carriers in light emittingregion 24. In one example, p-type region 26 is (Al0.65Ga0.35)0.5In0.5P and includes an extra thin layer of higher Al composition to help in the confinement of electrons. Since current injection from the p-side oflight emitting region 24 is mostly vertical, the thickness of p-type region 26 may be on the order of microns; for example, between 0.5 and 3 μm. The proximity of the light emitting layers of the light emitting region to the p-contact through a thin p-type region 26 may also reduce the thermal impedance of the device. - A p-
type contact layer 28 is grown over p-type region 26. P-type contact layer 28 is highly doped and transparent to light emitted by thelight emitting region 24. For example, p-type contact layer 28 may be doped to a hole concentration of at least 5×1018 cm−3 in some embodiments, and at least 1×1019 cm−3 in some embodiments. P-type contact layer 28 may have a thickness between 100 Å and 1000 Å In some embodiments, a reflective layer is formed over p-contact layer 28 to form a non-alloyed contact. Electrical contact between p-type contact layer 28 and the reflective layer is achieved by tunneling of carriers through the surface depletion region of the interface. - In some embodiments, p-
type contact layer 28 is highly doped GaP. For example, aGaP contact layer 28 grown by metal organic chemical vapor deposition may be doped with Mg or Zn, activated to a hole concentration of at least 8×1018 cm−3. The GaP layer may be grown at low growth temperature and low growth rate; for example, at growth temperatures approximately 50 to 200° C. below typical GaP growth temperatures of ˜850° C., and at growth rates of approximately 1% to 10% of typical GaP growth rates of ˜5 μm/hr. A GaP contact grown by molecular beam epitaxy may be doped with C to a concentration of at least 1×1019 cm−3. - As an alternative to incorporating dopants during growth, the p-type contact layer may be grown, then the dopants are diffused into the p-type contact layer from a vapor source after growth, for example by providing a high pressure dopant source in a diffusion furnace or in the growth reactor, as is known in the art. Dopants may be diffused from a vapor source into the entire area of the surface of p-
type contact layer 28, or in discrete regions of p-type contact layer 28, for example by masking parts of p-type contact layer 28 with, for example, a dielectric layer, prior to dopant diffusion. - In some embodiments, p-
type contact layer 28 is a highly doped GaP or lattice-matched AlGaInP layer. The layer is doped by growing the semiconductor material, then depositing a layer, including a dopant source, over the grown layer. For example, the dopant source layer may be elemental Zn, a AuZn alloy, or a doped dielectric layer. The layer including the dopant source may optionally be capped with a diffusion blocking layer. The structure is annealed such that the dopants diffuse into the semiconductor from the dopant source layer. The diffusion blocking layer and remaining dopant source layer are then stripped off. In one example, 3000 Å to 5000 Å of a AuZn alloy containing 4% Zn is deposited over a GaP layer, followed by a TiW diffusion blocking layer. The structure is heated, then the remaining TiW and AuZn are stripped. - In some embodiments, p-
type contact layer 28 is highly doped InGaP or AlGaInP layer that is not lattice-matched to GaAs. The layer may be between 100 Å and 300 Å thick and doped with Mg or Zn to a hole concentration of at least 1×1019 cm−3. -
FIG. 4 illustrates the epitaxial structure ofFIG. 3 processed into a thin film flip chip device. Areflective metal 30 such as Ag is formed over p-type contact layer 28. In conventional devices, a contact metal is deposited on the semiconductor, then annealed at a high temperature (for example, at a temperature greater than 500° C.) to improve the contact. The anneal can decrease the reflectivity of the metal, possibly by causing intermixing of the metal and the semiconductor. In the device illustrated inFIG. 4 , since contact between at least a portion of p-type contact layer 28 andreflective metal 30 is achieved by tunneling, the contact is referred to as a non-alloyed contact, and a high temperature anneal is not necessary. A low temperature anneal (for example, at a temperature less than 300° C.) may improve the tunneling contact by gettering impurities or improving the bond between the metal contact and the semiconductor contact layer. - In some embodiments, a non-metal conductive material such as indium tin oxide (ITO) or ZnO is disposed between at least a portion of p-
type contact layer 28 andreflective metal 30. - In some embodiments, a combination of small contact regions and a dielectric mirror may be disposed between p-
contact layer 28 andreflective metal 30, as illustrated inFIG. 6 , which shows a portion of p-type contact layer 28 andreflective metal 30. For example, small dots of an alloyed metal such as AuZn might be patterned on p-contact layer 28, surrounded by anon-conductive oxide 52 such as Al2O3. The structure is annealed to diffuse the AuZn dopants into the semiconductor to form highly dopedsemiconductor dots 50, then the remaining AuZn metal is stripped off. Areflective metal 30 such as Ag is formed over the dielectric 52 and highly dopedsemiconductor dots 50. In this example, thesmall areas 54 exposed to the diffusion of AuZn provide the electrical contact, and the larger percentage of the area covered by the dielectric 52/reflective metal 30 provides a highly reflective surface. P-type layer 26 (shown inFIG. 3 ) might be between 1 μm to 3 μm thick to provide good enough lateral current distribution from the highly doped semiconductor dots 50 (shown inFIG. 6 ). In the contact design illustrated inFIG. 6 , since optical absorption from the AuZn diffused areas is minimized, the contact has suitably good reflectivity from the dielectric/metal areas. - Highly doped
semiconductor dots 50 inFIG. 6 may also be formed by growing p-type contact layer 28, formingdielectric areas 52 withopenings 54, then diffusing dopants into p-type contact layer 28 from a vapor source on inopenings 54, as described above. - In some embodiments, portions of p-
type contact layer 28 are removed, for example by etching, as illustrated inFIG. 7 . A highly doped layer such as p-type contact layer 28 is generally somewhat absorbing. To reduce absorption,areas 59 of absorbing material at the surface of p-type contact layer 28 may be etched away. The entire thickness of p-type contact layer 28 may be etched away atareas 59, or some thickness of p-type contact layer 28 may remain, as illustrated inFIG. 7 . The remainingportions 58 of p-type contact layer 28 make electrical contact with p-contact 30, for example by a tunneling contact as described herein. P-contact 30 may directly contact the surface of the p-type material atareas 59, or an optionaldielectric material 56 may be disposed between p-type contact layer 28 and p-contact 30 in theareas 59 where part of the p-type contact layer 28 is etched away. - Returning to
FIG. 4 , one or more vias are etched in the device, for example, by dry etching, to expose a portion of n-type region 22 on which n-contact 34 is formed. Direct electrical contact between n-type region 22 and n-contact 34 may be achieved by, for example, a Au/Ge n-contact 34. Alternatively, n-contact 34 may be a tunneling, non-alloyed reflective contact such as Al deposited on a highly doped region of n-type layer 22. N- and p-contacts interconnects Contacts mount 40. - In some embodiments, to obviate the need to use an underfill between the mount and the LED die to support the die, n- and p-
contacts - After connecting the device to mount 40,
growth substrate 10 is removed, for example by an etch that terminates onetch stop layer 20.Etch stop layer 20 may be removed by a dry etch or an etch that terminates on n-type region 22. The exposed surface of n-type region 22 may be textured (i.e. roughened or patterned with, for example, a photonic crystal) to improve light extraction. For example, n-type region 22 may be roughened by dry etching, photochemical etching, or photoelectrochemical etching. Alternatively,etch stop layer 20 may be textured, then the pattern transferred to n-type region 22 by dry etching. In some embodiments, an additional transparent conductive oxide layer is deposited on the textured surface of n-type region 22 to improve current distribution in the device. - The total thickness of the remaining semiconductor material in the finished device may be less than 15 μm in some embodiments, less than 10 μm in some embodiments. In one example, n-
type region 22 is 4 to 6 μm thick, light emittingregion 24 is 1.5 μm thick, and p-type region 26 is 1.5 μm thick, for a total thickness of 7 to 9 μm. - In some embodiments, all the semiconductor layers (except the light emitting layers) in the finished device, in particular the n-type layer on which the n-contact is formed, have a band gap larger than the band gap of the light emitting layers of the light emitting region. Accordingly, in such embodiments, no semiconductor layers in the device other than the light emitting layers directly absorb the light emitted by the light emitting region.
- The embodiments described herein may offer several advantages over conventional TS AlGaInP devices. For example, the extraction efficiency of embodiments of the invention may approach that of thick-window TS AlGaInP devices with shaped sidewalls, but enhanced surface emission from a thin-film device may result in better directionality and higher surface brightness. In addition, the embodiments described herein allow for simpler growth structures, inexpensive fabrication, and potentially better heat extraction from the active region. Growth problems common in conventional TS AlGaInP devices, such as diffusion of p-dopants during the growth of GaP windows by VPE, may be avoided by the embodiments described herein.
- The embodiments described herein may offer several advantages over other thin film devices. For example, in some of the above embodiments, no wafer-level bonding, neither semiconductor-semiconductor wafer-level bonding nor wafer-level bonding to a handle substrate, is required. Wafer-level bonding can damage the semiconductor structure by imparting stress due to thermal expansion mismatch between the bonded structures or layers. Also, a wafer-level bond may be damaged by subsequent processing steps. The above embodiments may also simplify manufacturing because they do not require singulation of a structure bonded to a handle substrate. Further, the above embodiments eliminate problems associated with a vertical injection structure, such as optical occlusion of the light emitting region, fragile wire bonds, and structural interference with close optics.
-
FIG. 5 is an exploded view of a packaged light emitting device, as described in more detail in U.S. Pat. No. 6,274,924. A heat-sinking slug 100 is placed into an insert-molded leadframe. The insert-molded leadframe is, for example, a filledplastic material 105 molded around ametal frame 106 that provides an electrical path.Slug 100 may include anoptional reflector cup 102. The light emitting device die 104, which may be any of the devices described in the embodiments above, is mounted directly or indirectly via a thermally conductingsubmount 103 to slug 100. Acover 108, which may be an optical lens, may be added. - Having described the invention in detail, those skilled in the art will appreciate that, given the present disclosure, modifications may be made to the invention without departing from the spirit of the inventive concept described herein. Therefore, it is not intended that the scope of the invention be limited to the specific embodiments illustrated and described.
Claims (25)
Priority Applications (12)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/956,984 US20090173956A1 (en) | 2007-12-14 | 2007-12-14 | Contact for a semiconductor light emitting device |
JP2010537595A JP5496104B2 (en) | 2007-12-14 | 2008-12-15 | Contact for semiconductor light emitting devices |
TW104143887A TW201624755A (en) | 2007-12-14 | 2008-12-15 | Contact for a semiconductor light emitting device |
KR1020157033843A KR20150139630A (en) | 2007-12-14 | 2008-12-15 | Contact for a semiconductor light emitting device |
KR1020107015519A KR101677770B1 (en) | 2007-12-14 | 2008-12-15 | Contact for a semiconductor light emitting device |
PCT/IB2008/055315 WO2009077974A2 (en) | 2007-12-14 | 2008-12-15 | Contact for a semiconductor light emitting device |
BRPI0819933-7A BRPI0819933A2 (en) | 2007-12-14 | 2008-12-15 | method and device |
RU2010129073/28A RU2491683C2 (en) | 2007-12-14 | 2008-12-15 | Contact for semiconductor light-emitting device |
TW097148862A TWI528577B (en) | 2007-12-14 | 2008-12-15 | Contact for a semiconductor light emitting device |
CN2008801209182A CN101897048B (en) | 2007-12-14 | 2008-12-15 | Semiconductor light emitting device and its manufacture method |
EP08862297A EP2220695A2 (en) | 2007-12-14 | 2008-12-15 | Contact for a semiconductor light emitting device |
US13/423,625 US8679869B2 (en) | 2007-12-14 | 2012-03-19 | Contact for a semiconductor light emitting device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/956,984 US20090173956A1 (en) | 2007-12-14 | 2007-12-14 | Contact for a semiconductor light emitting device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/423,625 Division US8679869B2 (en) | 2007-12-14 | 2012-03-19 | Contact for a semiconductor light emitting device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090173956A1 true US20090173956A1 (en) | 2009-07-09 |
Family
ID=40404263
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/956,984 Abandoned US20090173956A1 (en) | 2007-12-14 | 2007-12-14 | Contact for a semiconductor light emitting device |
US13/423,625 Active US8679869B2 (en) | 2007-12-14 | 2012-03-19 | Contact for a semiconductor light emitting device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/423,625 Active US8679869B2 (en) | 2007-12-14 | 2012-03-19 | Contact for a semiconductor light emitting device |
Country Status (9)
Country | Link |
---|---|
US (2) | US20090173956A1 (en) |
EP (1) | EP2220695A2 (en) |
JP (1) | JP5496104B2 (en) |
KR (2) | KR101677770B1 (en) |
CN (1) | CN101897048B (en) |
BR (1) | BRPI0819933A2 (en) |
RU (1) | RU2491683C2 (en) |
TW (2) | TW201624755A (en) |
WO (1) | WO2009077974A2 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7732231B1 (en) * | 2009-06-03 | 2010-06-08 | Philips Lumileds Lighting Company, Llc | Method of forming a dielectric layer on a semiconductor light emitting device |
US20110291141A1 (en) * | 2010-05-28 | 2011-12-01 | Kazuaki Sorimachi | Semiconductor light-emitting element |
US20110315955A1 (en) * | 2009-02-10 | 2011-12-29 | Showa Denko K.K. | Light-emitting diode and light-emitting diode lamp |
US20120119249A1 (en) * | 2010-11-15 | 2012-05-17 | Kim Tae-Hyung | Light-emitting device and method of manufacturing the same |
US8679869B2 (en) * | 2007-12-14 | 2014-03-25 | Philips Lumileds Lighting Company, Llc | Contact for a semiconductor light emitting device |
EP2851970A1 (en) * | 2013-09-19 | 2015-03-25 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device |
US9076898B2 (en) | 2011-03-03 | 2015-07-07 | Osram Opto Semiconductors Gmbh | Carrier for an optoelectronic structure comprising a structured electronically conductive layer at the top side of main body, and optoelectronic semiconductor chip comprising such a carrier |
US9171995B2 (en) | 2011-05-30 | 2015-10-27 | Everlight Electronics Co., Ltd. | Flip chip type light emitting diode and manufacturing method thereof |
US20160056341A1 (en) * | 2014-08-21 | 2016-02-25 | Kabushiki Kaisha Toshiba | Semiconductor light emitting element |
US9324921B2 (en) | 2011-10-07 | 2016-04-26 | Seoul Viosys Co., Ltd. | Light-emitting diode package |
US20160293811A1 (en) * | 2015-03-31 | 2016-10-06 | Cree, Inc. | Light emitting diodes and methods with encapsulation |
US20180076361A1 (en) * | 2015-12-08 | 2018-03-15 | Xiamen Sanan Optoelectronics Technology Co., Ltd. | Fabrication Method of Vertical Light-Emitting Diode |
US10177274B2 (en) | 2014-12-23 | 2019-01-08 | Lg Innotek Co., Ltd. | Red light emitting diode and lighting device |
US10615311B2 (en) | 2016-04-22 | 2020-04-07 | Lg Innotek Co., Ltd. | Light emitting device and display comprising same |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100327300A1 (en) * | 2009-06-25 | 2010-12-30 | Koninklijke Philips Electronics N.V. | Contact for a semiconductor light emitting device |
DE102009051746A1 (en) * | 2009-09-30 | 2011-03-31 | Osram Opto Semiconductors Gmbh | Optoelectronic component |
JP2011165799A (en) * | 2010-02-08 | 2011-08-25 | Showa Denko Kk | Flip-chip light emitting diode and method for manufacturing the same, and light emitting diode lamp |
US10074778B2 (en) * | 2011-03-22 | 2018-09-11 | Seoul Viosys Co., Ltd. | Light emitting diode package and method for manufacturing the same |
RU2597071C2 (en) | 2011-05-24 | 2016-09-10 | Конинклейке Филипс Н.В. | METAL FILLER, SEPARATING p- AND n-TYPE LAYERS, FOR LIGHT-EMITTING DIODES MOUNTED BY FLIP-CHIP METHOD |
CN103022334B (en) * | 2012-12-21 | 2016-01-13 | 映瑞光电科技(上海)有限公司 | A kind of high pressure flip LED chips and manufacture method thereof |
WO2015128254A1 (en) * | 2014-02-25 | 2015-09-03 | Koninklijke Philips N.V. | Light emitting semiconductor devices with getter layer |
EP3568873B1 (en) * | 2017-01-13 | 2023-11-08 | Massachusetts Institute of Technology | A method of forming a multilayer structure for a pixelated display and a multilayer structure for a pixelated display |
JP2019071323A (en) * | 2017-10-06 | 2019-05-09 | 鼎元光電科技股▲ふん▼有限公司 | Substrate-free light emitting diode and manufacturing method thereof |
CN109671810A (en) * | 2017-10-16 | 2019-04-23 | 鼎元光电科技股份有限公司 | Light emitting diode and its manufacturing method without substrate |
CN109638132A (en) * | 2018-11-30 | 2019-04-16 | 广东德力光电有限公司 | Upside-down mounting red LED chip structure and preparation method thereof |
CN111540817A (en) * | 2020-05-19 | 2020-08-14 | 錼创显示科技股份有限公司 | Micro light-emitting diode chip |
TWI750664B (en) | 2020-05-19 | 2021-12-21 | 錼創顯示科技股份有限公司 | Micro light emitting diode chip |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5917202A (en) * | 1995-12-21 | 1999-06-29 | Hewlett-Packard Company | Highly reflective contacts for light emitting semiconductor devices |
US6229160B1 (en) * | 1997-06-03 | 2001-05-08 | Lumileds Lighting, U.S., Llc | Light extraction from a semiconductor light-emitting device via chip shaping |
US6586875B1 (en) * | 2000-08-10 | 2003-07-01 | United Epitaxy Company, Inc. | Light emitting diode with low-temperature solder layer |
US20040029368A1 (en) * | 2002-01-22 | 2004-02-12 | Eric Harmon | Hypercontacting |
US6784463B2 (en) * | 1997-06-03 | 2004-08-31 | Lumileds Lighting U.S., Llc | III-Phospide and III-Arsenide flip chip light-emitting devices |
US20040227151A1 (en) * | 2003-03-31 | 2004-11-18 | Hitachi Cable, Ltd. | Light emitting diode |
US20050224990A1 (en) * | 2004-04-07 | 2005-10-13 | Gelcore, Llc | High reflectivity p-contacts for group III-nitride light emitting diodes |
US20050274970A1 (en) * | 2004-06-14 | 2005-12-15 | Lumileds Lighting U.S., Llc | Light emitting device with transparent substrate having backside vias |
US20060091409A1 (en) * | 2004-10-28 | 2006-05-04 | John Epler | Package-integrated thin film LED |
US20070096130A1 (en) * | 2005-06-09 | 2007-05-03 | Philips Lumileds Lighting Company, Llc | LED Assembly Having Maximum Metal Support for Laser Lift-Off of Growth Substrate |
US7244630B2 (en) * | 2005-04-05 | 2007-07-17 | Philips Lumileds Lighting Company, Llc | A1InGaP LED having reduced temperature dependence |
US20070215904A1 (en) * | 2006-03-16 | 2007-09-20 | Sumitomo Electric Industries, Ltd. | Semiconductor optical device |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05315709A (en) * | 1992-05-11 | 1993-11-26 | Omron Corp | Semiconductor light emitting device and optical apparatus using same |
JPH07162034A (en) * | 1993-12-08 | 1995-06-23 | Daido Steel Co Ltd | Light emitting diode and manufacture thereof |
EP2169733B1 (en) * | 1997-09-29 | 2017-07-19 | OSRAM Opto Semiconductors GmbH | Semiconductor light source |
JP3181262B2 (en) * | 1998-06-04 | 2001-07-03 | スタンレー電気株式会社 | Planar mounting type LED element and manufacturing method thereof |
US6274924B1 (en) | 1998-11-05 | 2001-08-14 | Lumileds Lighting, U.S. Llc | Surface mountable LED package |
JP2001044502A (en) * | 1999-07-28 | 2001-02-16 | Matsushita Electronics Industry Corp | Composite light emitting element and manufacture thereof |
JP2001168385A (en) * | 1999-12-06 | 2001-06-22 | Toyoda Gosei Co Ltd | Iii nitride compound semiconductor element and iii nitride compound semiconductor light emitting element |
US6514782B1 (en) * | 1999-12-22 | 2003-02-04 | Lumileds Lighting, U.S., Llc | Method of making a III-nitride light-emitting device with increased light generating capability |
TWI292227B (en) * | 2000-05-26 | 2008-01-01 | Osram Opto Semiconductors Gmbh | Light-emitting-dioed-chip with a light-emitting-epitaxy-layer-series based on gan |
JP2002238486A (en) | 2001-02-21 | 2002-08-27 | Ndc Kk | Apparatus for producing tofu |
US6555405B2 (en) * | 2001-03-22 | 2003-04-29 | Uni Light Technology, Inc. | Method for forming a semiconductor device having a metal substrate |
US6746948B2 (en) * | 2001-09-17 | 2004-06-08 | Matsushita Electric Industrial Co., Ltd. | Method for fabricating semiconductor light-emitting device |
JP2003243308A (en) * | 2002-02-13 | 2003-08-29 | Hitachi Cable Ltd | Manufacturing method of semiconductor device |
RU2212734C1 (en) * | 2002-07-10 | 2003-09-20 | Закрытое Акционерное Общество "Светлана - Оптоэлектроника" | Semiconductor light source |
RU2231171C1 (en) * | 2003-04-30 | 2004-06-20 | Закрытое акционерное общество "Инновационная фирма "ТЕТИС" | Light-emitting diode |
RU2267188C2 (en) * | 2003-06-23 | 2005-12-27 | Федорова Галина Владимировна | Light-emitting diode semiconductor device in casing for surface wiring |
TWI223460B (en) | 2003-09-23 | 2004-11-01 | United Epitaxy Co Ltd | Light emitting diodes in series connection and method of making the same |
JP4160597B2 (en) * | 2004-01-07 | 2008-10-01 | 浜松ホトニクス株式会社 | Semiconductor light emitting device and manufacturing method thereof |
US20080283850A1 (en) * | 2004-06-24 | 2008-11-20 | Koji Kamei | Reflective Positive Electrode and Gallium Nitride-Based Compound Semiconductor Light-Emitting Device Using the Same |
JP2006066449A (en) * | 2004-08-24 | 2006-03-09 | Toshiba Corp | Semiconductor light emitting device |
US7274040B2 (en) * | 2004-10-06 | 2007-09-25 | Philips Lumileds Lighting Company, Llc | Contact and omnidirectional reflective mirror for flip chipped light emitting devices |
TWI239668B (en) * | 2004-10-21 | 2005-09-11 | Formosa Epitaxy Inc | Structure of gallium-nitride based (GaN-based) light-emitting diode with high luminance |
CN1330011C (en) * | 2004-12-17 | 2007-08-01 | 北京工业大学 | Low contact resistance low light absorption and full angle high reflectance LED electrode |
JP2007096162A (en) * | 2005-09-30 | 2007-04-12 | Hitachi Cable Ltd | Semiconductor light-emitting device |
US20070181905A1 (en) * | 2006-02-07 | 2007-08-09 | Hui-Heng Wang | Light emitting diode having enhanced side emitting capability |
WO2008044608A1 (en) | 2006-10-06 | 2008-04-17 | Sumitomo Chemical Company, Limited | Method for producing polar polymer and organosilicon compound |
US20090173956A1 (en) * | 2007-12-14 | 2009-07-09 | Philips Lumileds Lighting Company, Llc | Contact for a semiconductor light emitting device |
-
2007
- 2007-12-14 US US11/956,984 patent/US20090173956A1/en not_active Abandoned
-
2008
- 2008-12-15 WO PCT/IB2008/055315 patent/WO2009077974A2/en active Application Filing
- 2008-12-15 TW TW104143887A patent/TW201624755A/en unknown
- 2008-12-15 EP EP08862297A patent/EP2220695A2/en not_active Withdrawn
- 2008-12-15 KR KR1020107015519A patent/KR101677770B1/en active IP Right Grant
- 2008-12-15 CN CN2008801209182A patent/CN101897048B/en active Active
- 2008-12-15 KR KR1020157033843A patent/KR20150139630A/en not_active Application Discontinuation
- 2008-12-15 TW TW097148862A patent/TWI528577B/en active
- 2008-12-15 JP JP2010537595A patent/JP5496104B2/en active Active
- 2008-12-15 BR BRPI0819933-7A patent/BRPI0819933A2/en active Search and Examination
- 2008-12-15 RU RU2010129073/28A patent/RU2491683C2/en active
-
2012
- 2012-03-19 US US13/423,625 patent/US8679869B2/en active Active
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5917202A (en) * | 1995-12-21 | 1999-06-29 | Hewlett-Packard Company | Highly reflective contacts for light emitting semiconductor devices |
US6946309B2 (en) * | 1997-06-03 | 2005-09-20 | Lumileds Lighting U.S., Llc | III-Phosphide and III-Arsenide flip chip light-emitting devices |
US6229160B1 (en) * | 1997-06-03 | 2001-05-08 | Lumileds Lighting, U.S., Llc | Light extraction from a semiconductor light-emitting device via chip shaping |
US6570190B2 (en) * | 1997-06-03 | 2003-05-27 | Lumileds Lighting, U.S., Llc | LED having angled sides for increased side light extraction |
US6784463B2 (en) * | 1997-06-03 | 2004-08-31 | Lumileds Lighting U.S., Llc | III-Phospide and III-Arsenide flip chip light-emitting devices |
US6586875B1 (en) * | 2000-08-10 | 2003-07-01 | United Epitaxy Company, Inc. | Light emitting diode with low-temperature solder layer |
US20040029368A1 (en) * | 2002-01-22 | 2004-02-12 | Eric Harmon | Hypercontacting |
US20040227151A1 (en) * | 2003-03-31 | 2004-11-18 | Hitachi Cable, Ltd. | Light emitting diode |
US20050224990A1 (en) * | 2004-04-07 | 2005-10-13 | Gelcore, Llc | High reflectivity p-contacts for group III-nitride light emitting diodes |
US20050274970A1 (en) * | 2004-06-14 | 2005-12-15 | Lumileds Lighting U.S., Llc | Light emitting device with transparent substrate having backside vias |
US20060091409A1 (en) * | 2004-10-28 | 2006-05-04 | John Epler | Package-integrated thin film LED |
US7256483B2 (en) * | 2004-10-28 | 2007-08-14 | Philips Lumileds Lighting Company, Llc | Package-integrated thin film LED |
US7244630B2 (en) * | 2005-04-05 | 2007-07-17 | Philips Lumileds Lighting Company, Llc | A1InGaP LED having reduced temperature dependence |
US20070096130A1 (en) * | 2005-06-09 | 2007-05-03 | Philips Lumileds Lighting Company, Llc | LED Assembly Having Maximum Metal Support for Laser Lift-Off of Growth Substrate |
US20070215904A1 (en) * | 2006-03-16 | 2007-09-20 | Sumitomo Electric Industries, Ltd. | Semiconductor optical device |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8679869B2 (en) * | 2007-12-14 | 2014-03-25 | Philips Lumileds Lighting Company, Llc | Contact for a semiconductor light emitting device |
US20110315955A1 (en) * | 2009-02-10 | 2011-12-29 | Showa Denko K.K. | Light-emitting diode and light-emitting diode lamp |
US7732231B1 (en) * | 2009-06-03 | 2010-06-08 | Philips Lumileds Lighting Company, Llc | Method of forming a dielectric layer on a semiconductor light emitting device |
US20110291141A1 (en) * | 2010-05-28 | 2011-12-01 | Kazuaki Sorimachi | Semiconductor light-emitting element |
US8581285B2 (en) * | 2010-05-28 | 2013-11-12 | Citizen Holdings Co., Ltd. | Semiconductor light-emitting element for flip-chip mounting |
US20120119249A1 (en) * | 2010-11-15 | 2012-05-17 | Kim Tae-Hyung | Light-emitting device and method of manufacturing the same |
US8735932B2 (en) * | 2010-11-15 | 2014-05-27 | Samsung Electronics Co., Ltd. | Light-emitting device including a connection layer formed on a side surface thereof |
US8877562B2 (en) | 2010-11-15 | 2014-11-04 | Samsung Electronics Co., Ltd. | Method of manufacturing light-emitting device |
US9076898B2 (en) | 2011-03-03 | 2015-07-07 | Osram Opto Semiconductors Gmbh | Carrier for an optoelectronic structure comprising a structured electronically conductive layer at the top side of main body, and optoelectronic semiconductor chip comprising such a carrier |
US9171995B2 (en) | 2011-05-30 | 2015-10-27 | Everlight Electronics Co., Ltd. | Flip chip type light emitting diode and manufacturing method thereof |
US9324921B2 (en) | 2011-10-07 | 2016-04-26 | Seoul Viosys Co., Ltd. | Light-emitting diode package |
US9142727B2 (en) | 2013-09-19 | 2015-09-22 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device |
EP2851970A1 (en) * | 2013-09-19 | 2015-03-25 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device |
US20160056341A1 (en) * | 2014-08-21 | 2016-02-25 | Kabushiki Kaisha Toshiba | Semiconductor light emitting element |
US9590009B2 (en) * | 2014-08-21 | 2017-03-07 | Kabushiki Kaisha Toshiba | Semiconductor light emitting element |
US10177274B2 (en) | 2014-12-23 | 2019-01-08 | Lg Innotek Co., Ltd. | Red light emitting diode and lighting device |
US20160293811A1 (en) * | 2015-03-31 | 2016-10-06 | Cree, Inc. | Light emitting diodes and methods with encapsulation |
US20180076361A1 (en) * | 2015-12-08 | 2018-03-15 | Xiamen Sanan Optoelectronics Technology Co., Ltd. | Fabrication Method of Vertical Light-Emitting Diode |
US10446718B2 (en) * | 2015-12-08 | 2019-10-15 | Xiamen Sanan Optoelectronics Technology Co., Ltd. | Fabrication method of vertical light-emitting diode |
US10615311B2 (en) | 2016-04-22 | 2020-04-07 | Lg Innotek Co., Ltd. | Light emitting device and display comprising same |
Also Published As
Publication number | Publication date |
---|---|
RU2010129073A (en) | 2012-01-20 |
WO2009077974A2 (en) | 2009-06-25 |
KR20100099286A (en) | 2010-09-10 |
CN101897048A (en) | 2010-11-24 |
TW201624755A (en) | 2016-07-01 |
EP2220695A2 (en) | 2010-08-25 |
TW200939546A (en) | 2009-09-16 |
US20120187372A1 (en) | 2012-07-26 |
KR101677770B1 (en) | 2016-11-18 |
RU2491683C2 (en) | 2013-08-27 |
KR20150139630A (en) | 2015-12-11 |
JP2011507261A (en) | 2011-03-03 |
JP5496104B2 (en) | 2014-05-21 |
WO2009077974A3 (en) | 2009-08-13 |
TWI528577B (en) | 2016-04-01 |
US8679869B2 (en) | 2014-03-25 |
BRPI0819933A2 (en) | 2019-02-26 |
CN101897048B (en) | 2012-09-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8679869B2 (en) | Contact for a semiconductor light emitting device | |
US7274040B2 (en) | Contact and omnidirectional reflective mirror for flip chipped light emitting devices | |
US8415656B2 (en) | Light emitting device with trenches and a top contact | |
TWI449201B (en) | High reflectivity p-contact for ingan leds | |
CN109716541B (en) | Method for growing layers in light emitting devices using remote plasma chemical vapor deposition (RP-CVD) and sputter deposition | |
JP2008085337A (en) | Semiconductor body and semiconductor chip | |
JP2005217406A (en) | Semiconductor light emitting device including current diffusion layer | |
US8710486B2 (en) | Optoelectronic semiconductor chip and method for manufacturing a contact structure for such a chip | |
US20180033912A1 (en) | Iii-p light emitting device with a superlattice | |
EP3216062B1 (en) | Light emitting device with trenches beneath a top contact | |
JP2009277898A (en) | Semiconductor luminous element and manufacturing method of semiconductor luminous element | |
US20110121358A1 (en) | P-type layer for a iii-nitride light emitting device | |
KR101032987B1 (en) | Semiconductor light emitting device | |
KR101499954B1 (en) | fabrication of vertical structured light emitting diodes using group 3 nitride-based semiconductors and its related methods | |
KR20090109598A (en) | Fabrication of vertical structured light emitting diodes using group 3 nitride-based semiconductors and its related methods | |
KR20090115830A (en) | Fabrication of vertical structured light emitting diodes using group 3 nitride-based semiconductors and its related methods | |
EP3491676A1 (en) | Iii-p light emitting device with a superlattice | |
TW200828627A (en) | Light-emitting diode and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PHILIPS LUMILEDS LIGHTING COMPANY, LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ALDAZ, RAFAEL I;EPLER, JOHN E;GRILLOT, PATRICK N;AND OTHERS;REEL/FRAME:020249/0648 Effective date: 20071214 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: LUMILEDS LLC, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:PHILIPS LUMILEDS LIGHTING COMPANY LLC;REEL/FRAME:046623/0030 Effective date: 20150326 |