US20090161298A1 - Hybrid capacitor - Google Patents
Hybrid capacitor Download PDFInfo
- Publication number
- US20090161298A1 US20090161298A1 US12/050,188 US5018808A US2009161298A1 US 20090161298 A1 US20090161298 A1 US 20090161298A1 US 5018808 A US5018808 A US 5018808A US 2009161298 A1 US2009161298 A1 US 2009161298A1
- Authority
- US
- United States
- Prior art keywords
- capacitor
- layer
- hole
- substrate
- hybrid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G9/00—Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
- H01G9/15—Solid electrolytic capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G9/00—Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
- H01G9/0029—Processes of manufacture
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G9/00—Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
- H01G9/004—Details
- H01G9/008—Terminals
- H01G9/012—Terminals specially adapted for solid capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/642—Capacitive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/19015—Structure including thin film passive components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
- Y02E60/13—Energy storage using capacitors
Definitions
- the present invention is related to a hybrid capacitor capable of stabilizing a voltage and reducing noise on a high frequency and a method of fabricating the same.
- the present invention is directed to a hybrid capacitor capable of providing large capacitance so as to stabilize voltage between chips and remove high-frequency interference.
- the present invention is directed to a hybrid capacitor including a substrate, at least one plate capacitor and at least one through hole capacitor.
- the substrate has a plurality of through holes, and the plate capacitor is disposed on the substrate.
- the through hole capacitor is disposed in at least one through hole and connected in parallel with the plate capacitor.
- the through hole capacitor itself may be wholly or partially connected in parallel.
- This type of through hole capacitor at least includes an anode layer, a first dielectric layer, a first cathode layer and a second cathode layer.
- the anode layer is at least disposed on an inner surface of the through hole, and at least the anode layer on the inner surface of the through hole is a porous structure.
- the first dielectric layer is at least disposed on the porous structure of the anode layer.
- the first dielectric layer is covered with the first cathode layer, and the first cathode layer is covered with the second cathode layer.
- a conductivity of the second cathode layer is
- the through hole capacitor having the anode layer with the porous structure is connected in parallel with the plate capacitor, and thus a hybrid capacitor having large capacitance is obtained.
- the hybrid capacitor of the present invention capable of fulfilling the requirements is designed through coordinating the through hole capacitors having the anode layer with the porous structure and the plate capacitors.
- the hybrid capacitor of the present invention provides a capacitance larger than 0.1 ⁇ F within the size of a chip to stabilize voltage among chips and simultaneously remove high-frequency interference of 1-4 GHz.
- FIG. 1 is a three-dimensional view of a substrate of a hybrid capacitor according to the first embodiment of the present invention.
- FIG. 2 is a schematic cross-sectional view along line II-II of FIG. 1 .
- FIG. 3 is a schematic cross-sectional view of a hybrid capacitor according to a transformed example of FIG. 2 .
- FIG. 4 is a schematic cross-sectional view of a hybrid capacitor according to the second embodiment of the present invention.
- FIG. 5 is a top view of a hybrid capacitor according to the third embodiment of the present invention.
- FIG. 6 is a schematic cross-sectional view along line VI-VI of FIG. 5 .
- FIG. 7 is a top view of a hybrid capacitor according to a transformed example of FIG. 5 .
- FIG. 8 is a simulated curve diagram between impedance and frequency of the hybrid capacitor of FIG. 7 .
- FIGS. 9A through 9C are three transformed examples of a hybrid capacitor according to the third embodiment of the present invention.
- FIG. 1 is a substrate having a hybrid capacitor or a silicon interposer according to the first embodiment of the present invention.
- FIG. 2 is a schematic cross-sectional view along line II-II of FIG. 1 .
- a hybrid capacitor 10 of the first embodiment includes a substrate 100 , at least one plate capacitor 110 and at least one through hole capacitor 120 .
- the substrate 100 has a plurality of through holes 102 and the plate capacitor 110 is disposed on the substrate 100 .
- the through hole capacitors 120 are disposed in at least one through hole 102 and connected in parallel with the plate capacitor 110 .
- the through hole capacitor 120 at least includes an anode layer 122 , a first dielectric layer 124 , a first cathode layer 126 and a second cathode layer 128 .
- the substrate 100 is a silicon substrate.
- the substrate 100 may also be an organic substrate, a metal substrate or an insulating substrate.
- the through holes 102 in the substrate 100 may be arranged in an array. Further, besides disposing the through hole capacitor 120 therein, the through holes 102 may also serve as a portion of a circuit line 140 , such as connecting a power output terminal and a signal terminal through a bump 142 , and the through hole capacitor 120 is a ground terminal.
- the first embodiment demonstrates a circular through hole capacitor 120
- the present invention should not be construed as limited to the specific shape described in the first embodiment and may also include other feasible shapes, such as a hexagonal, a circular, a square or a ring-shaped through hole capacitor.
- the anode layer 122 is at least disposed on an inner surface of the through hole 102 .
- a material of the anode layer 122 is, for example, aluminum (Al), tantalum (Ta), niobium (Nb) or niobium oxide (NbO).
- the anode layer 122 at least on the inner surface of the through hole 102 is a porous structure 130 , as illustrated in a locally enlarged view on the upper right corner of FIG. 2 .
- the first dielectric layer 124 is disposed on the porous structure 130 of the anode layer 122 .
- the first dielectric layer 124 is Al 2 O 3 formed on a surface of the porous structure 130 after the porous structure 130 undergoes anodic oxidation.
- the porous structure 130 may also be called as a “sponge-shaped structure”.
- the first dielectric layer 124 is covered with the first cathode layer 126 .
- a material of the first cathode layer 126 is, for example, an organic semiconductor, an inorganic semiconductor or an organic-inorganic hybrid conductive material.
- the inorganic semiconductor is like manganese dioxide (MnO 2 ), and the organic semiconductor is like a charge transfer complex or a conductive polymer.
- the conductive polymer is, for example, polypyrrole, polythiophene, polyaniline or other suitable conductive polymers.
- a single conductive polymer material or two mixed conductive polymers may be selected as a material of the first cathode layer 126 .
- the first cathode layer 126 may also be a multilayer structure, and not limited to the single-layered structure described in the first embodiment of the present invention.
- the second cathode layer 128 fills up the through holes 102 so as to cover a surface of the first cathode layer 126 .
- a conductivity of the second cathode layer 128 is larger than a conductivity of the first cathode layer 126 .
- the second cathode layer 128 includes a carbon- and metal-containing composite layer.
- the metal in the composite layer includes silver (Ag), copper (Cu), gold (Au) or nickel (Ni).
- a material of the second cathode layer 128 may be C/Ag, or C/Cu or C/Au.
- the second cathode layer 128 may also be a pure metal layer.
- the second cathode layer 128 includes filling up the through holes 102 .
- the plate capacitor 110 at least includes a first conductive layer 112 , a second conductive layer 114 disposed thereon and a second dielectric layer 116 .
- the second dielectric layer 116 is disposed between the first conductive layer 112 and the second conductive layer 114 .
- a capacitance of the plate capacitor 110 is below 0.1 ⁇ F, for example.
- the plate capacitor 110 may be disposed on two sides of the substrate 100 besides on one side of the substrate 100 as illustrated in FIG. 2 .
- a dielectric coefficient of the second dielectric layer 116 in the plate capacitor 110 is about 1-2000 and a thickness of the second dielectric layer is about 0.1 ⁇ m ⁇ 10 ⁇ m, for example.
- a material of the second dielectric layer 116 is selected from a group consisted of, for example, barium zirconate titanate (BZT); barium strontium titanate (BST); barium titanate; barium titanate containing at least one element of Pb, Nb, W, Ca, Mg and Zn; lead titanate; lead zirconate titanate (PZT); polycrystalline lanthanum-modified lead zirconate titanate (PLZT); lead niobate and deratives thereof; and lead tungstate and deratives thereof.
- BZT barium zirconate titanate
- BST barium strontium titanate
- barium titanate barium titanate containing at least one element of Pb, Nb, W, Ca, Mg and Zn
- lead titanate lead zirconate titanate
- PZT polycrystalline lanthanum-modified lead zirconate titanate
- PZT polycrystalline lanthanum-modified lead zirconate titanate
- FIG. 2 illustrates as a cross-sectional view.
- the cross-sectional view only schematically illustrates in an idealistic manner, and therefore an actual implementation may have a shape different from that of FIG. 2 because of design requirements and/or tolerance.
- the present invention should not be construed as limited to the specific shape depicted in the first embodiment and may include other feasible shapes.
- a shape of the plate capacitor 110 in FIG. 2 includes a plain shape, such as a hexagon, a circle or a square. Therefore, the cross-sectional view is schematic in essence, and the shape thereof does not represent an exact shape of an element and is not intended to limit the scope of the present invention.
- the first conductive layer 112 or the second conductive layer 114 may adopt a conductive material identical to that of the anode layer 122 or adopt the same conductive material as the second cathode layer 128 .
- a surface of the substrate 100 is covered with an insulation layer 144 .
- FIG. 3 is a schematic cross-sectional view of a transformed example of the hybrid capacitor of FIG. 2 .
- the same reference numerals are used in FIG. 3 as those in FIG. 2 to represent the same elements.
- the most significant difference between FIG. 3 and FIG. 2 lies in that a porous structure 300 of the anode layer 122 extends to the surface of the substrate 100 out of the through holes 102 .
- the first dielectric layer (not illustrated) disposed on a surface of a porous structure 300 also extends to the surface of the substrate 100 out of the through holes 102 .
- the capacitance of the through holes 102 grows larger.
- FIG. 4 is a schematic cross-sectional view of a hybrid capacitor according to the second embodiment of the present invention.
- a hybrid capacitor 40 of the second embodiment includes a metal substrate 400 , at least one plate capacitor 410 and at least one through hole capacitor 420 .
- the metal substrate 400 has a plurality of through holes 402 .
- a portion of the metal substrate 400 can serve as a first conductive layer 412 of the plate capacitor 410 .
- a second conductive layer 414 of the plate capacitor 410 is disposed on a surface of a second dielectric layer 416 .
- the second dielectric layer 416 is disposed between the metal substrate 400 and the second conductive layer 414 .
- materials which may be selected to fabricate the second dielectric layer 416 please refer to those materials previously listed in the first embodiment.
- the through hole capacitor 420 is disposed in the through hole 402 and is connected in parallel with the plate capacitor 410 . Furthermore, a metal substrate is adopted in the second embodiment, and therefore a portion of the metal substrate 400 may serve as an anode layer 422 of the through hole capacitor 420 .
- a porous structure 430 is disposed on an inner surface of the through hole 402 .
- a first dielectric layer 424 is disposed on the porous structure 430 , as illustrated in a locally enlarged view on the upper right corner of FIG. 4 . Positions, materials and choices of structures for a first cathode layer 426 and a second cathode layer 428 may refer to the first embodiment may for all further details and hence are not to be reiterated herein.
- the through holes 402 in the metal substrate 400 may also be arranged in an array.
- a shape of the through hole capacitor 420 as that in the first embodiment, besides a circle, may also include other feasible shapes, such as a hexagon, a square or a ring shape.
- a shape of the plate capacitor 410 in FIG. 4 may include a plain shape, such as a hexagon, a circle or a square.
- a portion of the metal substrate 400 may serve as a first conductive layer and an anode layer, or alternatively, a sputtering process may be performed on other conductive materials on the metal substrate 400 to form the first conductive layer or the anode layer.
- FIG. 5 is a top view of a hybrid capacitor according to the third embodiment of the present invention.
- FIG. 6 is a schematic cross-sectional view along line VI-VI of FIG. 5 .
- a hybrid capacitor 50 of the third embodiment includes a substrate 500 , at least one plate capacitor 510 and at least one through hole capacitor 520 .
- the substrate 500 has a through hole 502 and the through hole capacitor 520 is disposed in the through hole 502 .
- a structure of the through hole capacitor 520 is identical to that of the through hole capacitor in the first embodiment, and therefore the reference numerals of the first embodiment are adopted herein to represent the same or similar elements.
- the plate capacitor 510 is disposed on the substrate 500 surrounding the through hole capacitor 520 and connected in parallel therewith.
- a structure of the plate capacitor 510 is identical to that of the plate capacitor in the first embodiment, and therefore the reference numerals of the first embodiment are adopted herein to represent the same or similar elements.
- the plate capacitor 510 and the substrate 500 are also covered with an insulation layer 530 .
- the substrate 500 may be a silicon substrate.
- the substrate 500 may also be a metal substrate, an organic substrate or an insulating substrate.
- a portion of the substrate 500 may serve as a first conductive layer of the plate capacitor 510 and another portion of the substrate 500 may serve as an anode layer of the through hole capacitor 520 .
- the plate capacitor 510 in FIG. 5 and the through hole capacitor 520 are disposed as a hexagon in an array.
- a position and a number of the plate capacitor is designed according to an amount of required capacitance, as illustrated in FIG. 7 .
- a single through hole capacitor 720 and three circles of plate capacitors 710 a , 710 b and 710 c constitute a hybrid capacitor 70 .
- the plate capacitors 710 a , 710 b and 710 c may adopt capacitors having different dielectric coefficients and thereby obtain a simulated curve diagram between impedance and frequency as illustrated in FIG. 8 .
- the hybrid capacitor of the third embodiment of the present invention is a hybrid capacitor designed to have low impedance within a broadband frequency range to suit actual requirements.
- the plate capacitors 710 a , 710 b and 710 c are connected in parallel with the through hole capacitor 720 , besides connected in parallel with the substrate 500 on the same side, two sides of the substrate 500 may be disposed with the plate capacitors, or the plate capacitors may be alternately disposed on both sides of the substrate. Additionally, the plate capacitors and the through hole capacitors in the third embodiment may also have other transformations, such as a circular through hole capacitor 900 a and a ring-shaped plate capacitor 910 a of FIG. 9A , a square through hole capacitor 900 b and a square plate capacitor 910 b of FIG. 9B , a hexagonal through hole capacitor 900 c and a hexagonal ring-shaped plate capacitor 910 c of FIG. 9C .
- the hybrid capacitor of the present invention is designed to fulfill actual requirements through coordinating the through hole capacitors having the anode layer with the porous structure and the plate capacitors.
- the hybrid capacitor of the present invention provides a capacitance larger than 0.1 ⁇ F within the size of a chip to stabilize voltage among chips and simultaneously remove high-frequency interference of 1-4 GHz.
- the hybrid capacitor is suitable to serve as a silicon interposer substrate capacitor (SISC) and may certainly be disposed on the organic substrate below the IC.
- SISC silicon interposer substrate capacitor
Abstract
Description
- This application claims the priority benefit of Taiwan application serial no. 96149241, filed on Dec. 21, 2007. The entirety the above-mentioned patent application is hereby incorporated by reference herein and made a part of specification.
- 1. Field of the Invention
- The present invention is related to a hybrid capacitor capable of stabilizing a voltage and reducing noise on a high frequency and a method of fabricating the same.
- 2. Description of Related Art
- In order to meet the demand for multiple functions in electronic products, the latest trend in the system in package (SiP) technology tends to package integrated circuits (IC) having different functions into one multi-functional IC module in a three-dimensional stacking mode. When different ICs are integrated by three-dimensional stacking, in order to solve the problem of mismatch between the upper and lower layers of IC pins, an interposer is added for redistribution of upper and lower chip signals so as to coordinate the upper and lower layers of ICs. As a number of stacked layers increases, arranging SMD capacitors on a circuit board is not sufficient to fulfill the requirement of stabilizing a common voltage when a plurality of layers of chips are stacked together.
- Furthermore, as the working frequency of ICs increases, if high frequency noise is removed only by a decoupling capacitor on the circuit board, since a transmission path is too long because of stacking multiple layers of ICs, parasitic inductance are therefore increased and high frequency noise would be difficult to remove.
- The present invention is directed to a hybrid capacitor capable of providing large capacitance so as to stabilize voltage between chips and remove high-frequency interference.
- The present invention is directed to a hybrid capacitor including a substrate, at least one plate capacitor and at least one through hole capacitor. The substrate has a plurality of through holes, and the plate capacitor is disposed on the substrate. The through hole capacitor is disposed in at least one through hole and connected in parallel with the plate capacitor. The through hole capacitor itself may be wholly or partially connected in parallel. This type of through hole capacitor at least includes an anode layer, a first dielectric layer, a first cathode layer and a second cathode layer. The anode layer is at least disposed on an inner surface of the through hole, and at least the anode layer on the inner surface of the through hole is a porous structure. The first dielectric layer is at least disposed on the porous structure of the anode layer. The first dielectric layer is covered with the first cathode layer, and the first cathode layer is covered with the second cathode layer. A conductivity of the second cathode layer is larger than a conductivity of the first cathode layer.
- In the present invention, the through hole capacitor having the anode layer with the porous structure is connected in parallel with the plate capacitor, and thus a hybrid capacitor having large capacitance is obtained. Moreover, the hybrid capacitor of the present invention capable of fulfilling the requirements is designed through coordinating the through hole capacitors having the anode layer with the porous structure and the plate capacitors. Hence, the hybrid capacitor of the present invention provides a capacitance larger than 0.1 μF within the size of a chip to stabilize voltage among chips and simultaneously remove high-frequency interference of 1-4 GHz.
- In order to make the aforementioned and other objects, features and advantages of the present invention more comprehensible, preferred embodiments accompanied with figures are described in detail below.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
-
FIG. 1 is a three-dimensional view of a substrate of a hybrid capacitor according to the first embodiment of the present invention. -
FIG. 2 is a schematic cross-sectional view along line II-II ofFIG. 1 . -
FIG. 3 is a schematic cross-sectional view of a hybrid capacitor according to a transformed example ofFIG. 2 . -
FIG. 4 is a schematic cross-sectional view of a hybrid capacitor according to the second embodiment of the present invention. -
FIG. 5 is a top view of a hybrid capacitor according to the third embodiment of the present invention. -
FIG. 6 is a schematic cross-sectional view along line VI-VI ofFIG. 5 . -
FIG. 7 is a top view of a hybrid capacitor according to a transformed example ofFIG. 5 . -
FIG. 8 is a simulated curve diagram between impedance and frequency of the hybrid capacitor ofFIG. 7 . -
FIGS. 9A through 9C are three transformed examples of a hybrid capacitor according to the third embodiment of the present invention. - Please refer to the accompanying drawings while reading the following description for a comprehensive understanding of the present invention. The drawings illustrate a plurality of embodiments of the present invention. Nevertheless, the present invention may also be embodied in many different forms and should not be construed as limited to the embodiments set forth hereinafter. In reality, the embodiments are provided to render disclosure of the present invention more explicit and complete and thereby fully convey the scope of the present invention to people ordinarily skilled in the art. For the purpose of clarity, the sizes and relative sizes of each of the layers in the drawings may be illustrated in exaggerated proportions.
-
FIG. 1 is a substrate having a hybrid capacitor or a silicon interposer according to the first embodiment of the present invention.FIG. 2 is a schematic cross-sectional view along line II-II ofFIG. 1 . - Referring to
FIGS. 1 and 2 , ahybrid capacitor 10 of the first embodiment includes asubstrate 100, at least oneplate capacitor 110 and at least one throughhole capacitor 120. Thesubstrate 100 has a plurality of throughholes 102 and theplate capacitor 110 is disposed on thesubstrate 100. Thethrough hole capacitors 120 are disposed in at least one throughhole 102 and connected in parallel with theplate capacitor 110. Thethrough hole capacitor 120 at least includes ananode layer 122, a firstdielectric layer 124, afirst cathode layer 126 and asecond cathode layer 128. According to the first embodiment of the present invention, thesubstrate 100 is a silicon substrate. Thesubstrate 100 may also be an organic substrate, a metal substrate or an insulating substrate. The throughholes 102 in thesubstrate 100 may be arranged in an array. Further, besides disposing the throughhole capacitor 120 therein, the throughholes 102 may also serve as a portion of acircuit line 140, such as connecting a power output terminal and a signal terminal through abump 142, and thethrough hole capacitor 120 is a ground terminal. In addition, although the first embodiment demonstrates a circular throughhole capacitor 120, the present invention should not be construed as limited to the specific shape described in the first embodiment and may also include other feasible shapes, such as a hexagonal, a circular, a square or a ring-shaped through hole capacitor. - Still referring to
FIG. 2 , theanode layer 122 is at least disposed on an inner surface of thethrough hole 102. A material of theanode layer 122 is, for example, aluminum (Al), tantalum (Ta), niobium (Nb) or niobium oxide (NbO). Moreover, theanode layer 122 at least on the inner surface of thethrough hole 102 is aporous structure 130, as illustrated in a locally enlarged view on the upper right corner ofFIG. 2 . The firstdielectric layer 124 is disposed on theporous structure 130 of theanode layer 122. For example, when theanode layer 122 is an aluminum layer and theporous structure 130 is a structure obtained after aluminum is etched, the firstdielectric layer 124 is Al2O3 formed on a surface of theporous structure 130 after theporous structure 130 undergoes anodic oxidation. Theporous structure 130 may also be called as a “sponge-shaped structure”. Thefirst dielectric layer 124 is covered with thefirst cathode layer 126. A material of thefirst cathode layer 126 is, for example, an organic semiconductor, an inorganic semiconductor or an organic-inorganic hybrid conductive material. The inorganic semiconductor is like manganese dioxide (MnO2), and the organic semiconductor is like a charge transfer complex or a conductive polymer. The conductive polymer is, for example, polypyrrole, polythiophene, polyaniline or other suitable conductive polymers. A single conductive polymer material or two mixed conductive polymers may be selected as a material of thefirst cathode layer 126. Additionally, thefirst cathode layer 126 may also be a multilayer structure, and not limited to the single-layered structure described in the first embodiment of the present invention. - Referring again to
FIG. 2 , since the material of thefirst cathode layer 126 has a self-healing ability, when in a high leakage current region, the material becomes locally insulation so that leakage current of elements in the capacitor is reduced. Thesecond cathode layer 128 fills up the throughholes 102 so as to cover a surface of thefirst cathode layer 126. A conductivity of thesecond cathode layer 128 is larger than a conductivity of thefirst cathode layer 126. Thesecond cathode layer 128 includes a carbon- and metal-containing composite layer. The metal in the composite layer includes silver (Ag), copper (Cu), gold (Au) or nickel (Ni). In other words, a material of thesecond cathode layer 128 may be C/Ag, or C/Cu or C/Au. Thesecond cathode layer 128 may also be a pure metal layer. Thesecond cathode layer 128 includes filling up the throughholes 102. - Still referring to
FIG. 2 , theplate capacitor 110 at least includes a firstconductive layer 112, a secondconductive layer 114 disposed thereon and asecond dielectric layer 116. Thesecond dielectric layer 116 is disposed between the firstconductive layer 112 and the secondconductive layer 114. A capacitance of theplate capacitor 110 is below 0.1 μF, for example. Theplate capacitor 110 may be disposed on two sides of thesubstrate 100 besides on one side of thesubstrate 100 as illustrated inFIG. 2 . A dielectric coefficient of thesecond dielectric layer 116 in theplate capacitor 110 is about 1-2000 and a thickness of the second dielectric layer is about 0.1 μm˜10 μm, for example. In the first embodiment of the present invention, a material of thesecond dielectric layer 116 is selected from a group consisted of, for example, barium zirconate titanate (BZT); barium strontium titanate (BST); barium titanate; barium titanate containing at least one element of Pb, Nb, W, Ca, Mg and Zn; lead titanate; lead zirconate titanate (PZT); polycrystalline lanthanum-modified lead zirconate titanate (PLZT); lead niobate and deratives thereof; and lead tungstate and deratives thereof. - Furthermore,
FIG. 2 illustrates as a cross-sectional view. The cross-sectional view only schematically illustrates in an idealistic manner, and therefore an actual implementation may have a shape different from that ofFIG. 2 because of design requirements and/or tolerance. Hence, the present invention should not be construed as limited to the specific shape depicted in the first embodiment and may include other feasible shapes. For example, a shape of theplate capacitor 110 inFIG. 2 includes a plain shape, such as a hexagon, a circle or a square. Therefore, the cross-sectional view is schematic in essence, and the shape thereof does not represent an exact shape of an element and is not intended to limit the scope of the present invention. The firstconductive layer 112 or the secondconductive layer 114 may adopt a conductive material identical to that of theanode layer 122 or adopt the same conductive material as thesecond cathode layer 128. A surface of thesubstrate 100 is covered with aninsulation layer 144. -
FIG. 3 is a schematic cross-sectional view of a transformed example of the hybrid capacitor ofFIG. 2 . The same reference numerals are used inFIG. 3 as those inFIG. 2 to represent the same elements. Referring toFIG. 3 , the most significant difference betweenFIG. 3 andFIG. 2 lies in that aporous structure 300 of theanode layer 122 extends to the surface of thesubstrate 100 out of the throughholes 102. Alternatively speaking, the first dielectric layer (not illustrated) disposed on a surface of aporous structure 300 also extends to the surface of thesubstrate 100 out of the throughholes 102. As a result, the capacitance of the throughholes 102 grows larger. -
FIG. 4 is a schematic cross-sectional view of a hybrid capacitor according to the second embodiment of the present invention. - Referring to
FIG. 4 , ahybrid capacitor 40 of the second embodiment includes ametal substrate 400, at least oneplate capacitor 410 and at least one throughhole capacitor 420. Themetal substrate 400 has a plurality of throughholes 402. A portion of themetal substrate 400 can serve as a first conductive layer 412 of theplate capacitor 410. A second conductive layer 414 of theplate capacitor 410 is disposed on a surface of a second dielectric layer 416. The second dielectric layer 416 is disposed between themetal substrate 400 and the second conductive layer 414. For materials which may be selected to fabricate the second dielectric layer 416, please refer to those materials previously listed in the first embodiment. - Referring to
FIG. 4 , the throughhole capacitor 420 is disposed in the throughhole 402 and is connected in parallel with theplate capacitor 410. Furthermore, a metal substrate is adopted in the second embodiment, and therefore a portion of themetal substrate 400 may serve as ananode layer 422 of the throughhole capacitor 420. Aporous structure 430 is disposed on an inner surface of the throughhole 402. Afirst dielectric layer 424 is disposed on theporous structure 430, as illustrated in a locally enlarged view on the upper right corner ofFIG. 4 . Positions, materials and choices of structures for afirst cathode layer 426 and asecond cathode layer 428 may refer to the first embodiment may for all further details and hence are not to be reiterated herein. Moreover, because of themetal substrate 400, a portion thereof connected to the anode does not require a through hole to be fabricated therein. With regard to the through hole for transmitting signals, aninsulation layer 444 is required to be disposed between the throughhole 402 and acircuit line 440. The throughholes 402 in themetal substrate 400 may also be arranged in an array. A shape of the throughhole capacitor 420 as that in the first embodiment, besides a circle, may also include other feasible shapes, such as a hexagon, a square or a ring shape. Furthermore, a shape of theplate capacitor 410 inFIG. 4 may include a plain shape, such as a hexagon, a circle or a square. In addition, a portion of themetal substrate 400 may serve as a first conductive layer and an anode layer, or alternatively, a sputtering process may be performed on other conductive materials on themetal substrate 400 to form the first conductive layer or the anode layer. -
FIG. 5 is a top view of a hybrid capacitor according to the third embodiment of the present invention.FIG. 6 is a schematic cross-sectional view along line VI-VI ofFIG. 5 . - Referring to
FIGS. 5 and 6 , ahybrid capacitor 50 of the third embodiment includes asubstrate 500, at least oneplate capacitor 510 and at least one throughhole capacitor 520. Thesubstrate 500 has a throughhole 502 and the throughhole capacitor 520 is disposed in the throughhole 502. A structure of the throughhole capacitor 520 is identical to that of the through hole capacitor in the first embodiment, and therefore the reference numerals of the first embodiment are adopted herein to represent the same or similar elements. Theplate capacitor 510 is disposed on thesubstrate 500 surrounding the throughhole capacitor 520 and connected in parallel therewith. A structure of theplate capacitor 510 is identical to that of the plate capacitor in the first embodiment, and therefore the reference numerals of the first embodiment are adopted herein to represent the same or similar elements. Theplate capacitor 510 and thesubstrate 500 are also covered with aninsulation layer 530. - According to the third embodiment, the
substrate 500 may be a silicon substrate. Thesubstrate 500 may also be a metal substrate, an organic substrate or an insulating substrate. When thesubstrate 500 is a metal substrate, a portion of thesubstrate 500 may serve as a first conductive layer of theplate capacitor 510 and another portion of thesubstrate 500 may serve as an anode layer of the throughhole capacitor 520. - Referring again to
FIG. 5 , theplate capacitor 510 inFIG. 5 and the throughhole capacitor 520 are disposed as a hexagon in an array. Thus, a position and a number of the plate capacitor is designed according to an amount of required capacitance, as illustrated inFIG. 7 . InFIG. 7 , a single throughhole capacitor 720 and three circles ofplate capacitors hybrid capacitor 70. Theplate capacitors FIG. 8 . It is known fromFIG. 8 that the hybrid capacitor of the third embodiment of the present invention is a hybrid capacitor designed to have low impedance within a broadband frequency range to suit actual requirements. - Referring again to
FIGS. 6 and 7 , when theplate capacitors hole capacitor 720, besides connected in parallel with thesubstrate 500 on the same side, two sides of thesubstrate 500 may be disposed with the plate capacitors, or the plate capacitors may be alternately disposed on both sides of the substrate. Additionally, the plate capacitors and the through hole capacitors in the third embodiment may also have other transformations, such as a circular throughhole capacitor 900 a and a ring-shapedplate capacitor 910 a ofFIG. 9A , a square throughhole capacitor 900 b and asquare plate capacitor 910 b ofFIG. 9B , a hexagonal throughhole capacitor 900 c and a hexagonal ring-shapedplate capacitor 910 c ofFIG. 9C . - Further, although only one through hole capacitor is illustrated in the hybrid capacitors of the foregoing embodiments, people ordinarily skilled in the art pertinent to the present invention should be able to understand upon reference to the foregoing embodiments that a number of the through hole capacitors may also be increased according to actual requirements so as to form the through hole capacitors in parallel with one another.
- In summary, the hybrid capacitor of the present invention is designed to fulfill actual requirements through coordinating the through hole capacitors having the anode layer with the porous structure and the plate capacitors. For example, the hybrid capacitor of the present invention provides a capacitance larger than 0.1 μF within the size of a chip to stabilize voltage among chips and simultaneously remove high-frequency interference of 1-4 GHz. Moreover, the hybrid capacitor is suitable to serve as a silicon interposer substrate capacitor (SISC) and may certainly be disposed on the organic substrate below the IC.
- Although the present invention has been disclosed above by preferred embodiments, they are not intended to limit the present invention. Anybody skilled in the art can make some modifications and alterations without departing from the spirit and scope of the present invention. Therefore, the protecting range of the present invention falls in the appended claims.
Claims (28)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW96149241 | 2007-12-21 | ||
TW096149241A TWI345797B (en) | 2007-12-21 | 2007-12-21 | Hybrid capacitor |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090161298A1 true US20090161298A1 (en) | 2009-06-25 |
US7561410B1 US7561410B1 (en) | 2009-07-14 |
Family
ID=40788343
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/050,188 Active US7561410B1 (en) | 2007-12-21 | 2008-03-18 | Hybrid capacitor |
Country Status (2)
Country | Link |
---|---|
US (1) | US7561410B1 (en) |
TW (1) | TWI345797B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120049322A1 (en) * | 2010-09-01 | 2012-03-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cylindrical Embedded Capacitors |
US20120264320A1 (en) * | 2011-04-13 | 2012-10-18 | Teradyne, Inc. | Probe-card interposer constructed using hexagonal modules |
US8896521B2 (en) | 2012-04-24 | 2014-11-25 | Qualcomm Mems Technologies, Inc. | Metal-insulator-metal capacitors on glass substrates |
WO2015120375A1 (en) * | 2014-02-10 | 2015-08-13 | Qualcomm Incorporated | High quality factor capacitors and methods for fabricating high quality factor capacitors |
US9812523B2 (en) | 2012-05-24 | 2017-11-07 | Infineon Technologies Ag | Capacitance structure |
US20180366540A1 (en) * | 2015-11-16 | 2018-12-20 | Micron Technology, Inc. | Semiconductor devices comprising vias and capacitors |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI373118B (en) * | 2007-12-21 | 2012-09-21 | Ind Tech Res Inst | Through hole capacitor and method of manufacturing the same |
US20100123993A1 (en) * | 2008-02-13 | 2010-05-20 | Herzel Laor | Atomic layer deposition process for manufacture of battery electrodes, capacitors, resistors, and catalyzers |
TWI338357B (en) * | 2008-07-17 | 2011-03-01 | Unimicron Technology Corp | Chip package carrier and manufacturing method thereof |
US8227889B2 (en) * | 2008-12-08 | 2012-07-24 | United Microelectronics Corp. | Semiconductor device |
JP2011082450A (en) * | 2009-10-09 | 2011-04-21 | Elpida Memory Inc | Semiconductor device, and information processing system with the same |
US9343393B2 (en) * | 2012-08-15 | 2016-05-17 | Industrial Technology Research Institute | Semiconductor substrate assembly with embedded resistance element |
TWI484876B (en) | 2013-12-20 | 2015-05-11 | Ind Tech Res Inst | Circuit board having via and manufacturing method thereof |
WO2017052471A1 (en) * | 2015-09-23 | 2017-03-30 | Nanyang Technological University | Semiconductor devices and methods of forming the same |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5811868A (en) * | 1996-12-20 | 1998-09-22 | International Business Machines Corp. | Integrated high-performance decoupling capacitor |
US6446317B1 (en) * | 2000-03-31 | 2002-09-10 | Intel Corporation | Hybrid capacitor and method of fabrication therefor |
US6510045B2 (en) * | 2000-04-20 | 2003-01-21 | Matsushita Electric Industrial Co., Ltd. | Solid electrolyte capacitor |
US6545353B2 (en) * | 2000-05-08 | 2003-04-08 | Shinko Electric Industries Co., Ltd. | Multilayer wiring board and semiconductor device |
US6775150B1 (en) * | 2000-08-30 | 2004-08-10 | Intel Corporation | Electronic assembly comprising ceramic/organic hybrid substrate with embedded capacitors and methods of manufacture |
US6791133B2 (en) * | 2002-07-19 | 2004-09-14 | International Business Machines Corporation | Interposer capacitor built on silicon wafer and joined to a ceramic substrate |
US6870728B1 (en) * | 2004-01-29 | 2005-03-22 | Tdk Corporation | Electrolytic capacitor |
US6989982B2 (en) * | 2002-06-18 | 2006-01-24 | Tdk Corporation | Solid electrolytic capacitor, circuit board having built-in solid electrolytic capacitor and methods for manufacturing them |
US7031141B2 (en) * | 2003-12-26 | 2006-04-18 | Rohm Co., Ltd. | Solid electrolytic capacitor and electric circuit |
US7230818B2 (en) * | 2004-03-30 | 2007-06-12 | Nec Tokin Corporation | Printed circuit board and manufacturing method thereof |
US7317610B2 (en) * | 2004-11-16 | 2008-01-08 | Nec Toppan Circuit Solutions, Inc. | Sheet-shaped capacitor and method for manufacture thereof |
-
2007
- 2007-12-21 TW TW096149241A patent/TWI345797B/en active
-
2008
- 2008-03-18 US US12/050,188 patent/US7561410B1/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5811868A (en) * | 1996-12-20 | 1998-09-22 | International Business Machines Corp. | Integrated high-performance decoupling capacitor |
US6446317B1 (en) * | 2000-03-31 | 2002-09-10 | Intel Corporation | Hybrid capacitor and method of fabrication therefor |
US6920051B2 (en) * | 2000-03-31 | 2005-07-19 | Intel Corporation | Hybrid capacitor, circuit, and system |
US6510045B2 (en) * | 2000-04-20 | 2003-01-21 | Matsushita Electric Industrial Co., Ltd. | Solid electrolyte capacitor |
US6545353B2 (en) * | 2000-05-08 | 2003-04-08 | Shinko Electric Industries Co., Ltd. | Multilayer wiring board and semiconductor device |
US6775150B1 (en) * | 2000-08-30 | 2004-08-10 | Intel Corporation | Electronic assembly comprising ceramic/organic hybrid substrate with embedded capacitors and methods of manufacture |
US6989982B2 (en) * | 2002-06-18 | 2006-01-24 | Tdk Corporation | Solid electrolytic capacitor, circuit board having built-in solid electrolytic capacitor and methods for manufacturing them |
US6791133B2 (en) * | 2002-07-19 | 2004-09-14 | International Business Machines Corporation | Interposer capacitor built on silicon wafer and joined to a ceramic substrate |
US7031141B2 (en) * | 2003-12-26 | 2006-04-18 | Rohm Co., Ltd. | Solid electrolytic capacitor and electric circuit |
US6870728B1 (en) * | 2004-01-29 | 2005-03-22 | Tdk Corporation | Electrolytic capacitor |
US7230818B2 (en) * | 2004-03-30 | 2007-06-12 | Nec Tokin Corporation | Printed circuit board and manufacturing method thereof |
US7317610B2 (en) * | 2004-11-16 | 2008-01-08 | Nec Toppan Circuit Solutions, Inc. | Sheet-shaped capacitor and method for manufacture thereof |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120049322A1 (en) * | 2010-09-01 | 2012-03-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cylindrical Embedded Capacitors |
US8693163B2 (en) * | 2010-09-01 | 2014-04-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cylindrical embedded capacitors |
US20120264320A1 (en) * | 2011-04-13 | 2012-10-18 | Teradyne, Inc. | Probe-card interposer constructed using hexagonal modules |
US8622752B2 (en) * | 2011-04-13 | 2014-01-07 | Teradyne, Inc. | Probe-card interposer constructed using hexagonal modules |
US8896521B2 (en) | 2012-04-24 | 2014-11-25 | Qualcomm Mems Technologies, Inc. | Metal-insulator-metal capacitors on glass substrates |
US9190208B2 (en) | 2012-04-24 | 2015-11-17 | Qualcomm Mems Technologies, Inc. | Metal-insulator-metal capacitors on glass substrates |
US9812523B2 (en) | 2012-05-24 | 2017-11-07 | Infineon Technologies Ag | Capacitance structure |
WO2015120375A1 (en) * | 2014-02-10 | 2015-08-13 | Qualcomm Incorporated | High quality factor capacitors and methods for fabricating high quality factor capacitors |
US9548350B2 (en) | 2014-02-10 | 2017-01-17 | Qualcomm Incorporated | High quality factor capacitors and methods for fabricating high quality factor capacitors |
US9773862B2 (en) | 2014-02-10 | 2017-09-26 | Qualcomm Incorporated | High quality factor capacitors and methods for fabricating high quality factor capacitors |
US20180366540A1 (en) * | 2015-11-16 | 2018-12-20 | Micron Technology, Inc. | Semiconductor devices comprising vias and capacitors |
Also Published As
Publication number | Publication date |
---|---|
TW200929284A (en) | 2009-07-01 |
US7561410B1 (en) | 2009-07-14 |
TWI345797B (en) | 2011-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7561410B1 (en) | Hybrid capacitor | |
US7894178B2 (en) | Through hole capacitor and method of manufacturing the same | |
US8149565B2 (en) | Circuit board device and integrated circuit device | |
US8941015B2 (en) | Embedded capacitor substrate module | |
US11227723B2 (en) | Multilayer ceramic capacitor | |
TWI264744B (en) | Solid electrolytic capacitor, transmission-line device, method of producing the same, and composite electronic component using the same | |
US10468187B2 (en) | Thin-film ceramic capacitor having capacitance forming portions separated by separation slit | |
KR100881182B1 (en) | De-coupling capacitor formed between wafers, wafer stack package comprising the same capacitor, and method of fabricating the same package | |
JP4912992B2 (en) | Capacitor-embedded substrate and manufacturing method thereof | |
US7460359B2 (en) | Thin multi-terminal capacitor and method of manufacturing the same | |
US10109576B2 (en) | Capacitor mounting structure | |
US20150103465A1 (en) | Ultra thin film capacitor and manufacturing method thereof | |
KR20180114759A (en) | Multilayered capacitor and board having the same mounted thereon | |
US10181461B1 (en) | Capacitor and board having the same | |
US10861759B2 (en) | Circuit module | |
US20230260718A1 (en) | Capacitor array and composite electronic component | |
CN107799305B (en) | Capacitor assembly | |
US11735371B2 (en) | Multilayer ceramic capacitor | |
US10720280B2 (en) | Thin-film ceramic capacitor having capacitance forming portions separated by separation slit | |
CN102693975B (en) | Composite capacitor | |
CN112397307A (en) | Multilayer ceramic capacitor | |
US9013893B2 (en) | Embedded capacitor module | |
JP2007266182A (en) | Semiconductor device and manufacturing method thereof | |
US7212395B2 (en) | Capacitor design for controlling equivalent series resistance | |
CN111933614A (en) | Semiconductor device, integrated circuit and electronic equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, MIN-LIN;TSAI, LI-DUAN;LIU, SHUR-FEN;AND OTHERS;REEL/FRAME:020715/0391;SIGNING DATES FROM 20080222 TO 20080225 Owner name: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE,TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, MIN-LIN;TSAI, LI-DUAN;LIU, SHUR-FEN;AND OTHERS;SIGNING DATES FROM 20080222 TO 20080225;REEL/FRAME:020715/0391 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |