US20090040888A1 - Method and apparatus for generating the wobble clock signal - Google Patents
Method and apparatus for generating the wobble clock signal Download PDFInfo
- Publication number
- US20090040888A1 US20090040888A1 US12/025,730 US2573008A US2009040888A1 US 20090040888 A1 US20090040888 A1 US 20090040888A1 US 2573008 A US2573008 A US 2573008A US 2009040888 A1 US2009040888 A1 US 2009040888A1
- Authority
- US
- United States
- Prior art keywords
- signal
- wobble
- clock signal
- average
- generating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 36
- 230000003287 optical effect Effects 0.000 claims abstract description 56
- 230000007547 defect Effects 0.000 claims abstract description 23
- 238000012545 processing Methods 0.000 claims description 6
- 238000001514 detection method Methods 0.000 claims 2
- 238000001914 filtration Methods 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000012935 Averaging Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F16—ENGINEERING ELEMENTS AND UNITS; GENERAL MEASURES FOR PRODUCING AND MAINTAINING EFFECTIVE FUNCTIONING OF MACHINES OR INSTALLATIONS; THERMAL INSULATION IN GENERAL
- F16B—DEVICES FOR FASTENING OR SECURING CONSTRUCTIONAL ELEMENTS OR MACHINE PARTS TOGETHER, e.g. NAILS, BOLTS, CIRCLIPS, CLAMPS, CLIPS OR WEDGES; JOINTS OR JOINTING
- F16B7/00—Connections of rods or tubes, e.g. of non-circular section, mutually, including resilient connections
- F16B7/04—Clamping or clipping connections
- F16B7/044—Clamping or clipping connections for rods or tubes being in angled relationship
- F16B7/048—Clamping or clipping connections for rods or tubes being in angled relationship for rods or for tubes without using the innerside thereof
- F16B7/0493—Clamping or clipping connections for rods or tubes being in angled relationship for rods or for tubes without using the innerside thereof forming a crossed-over connection
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3275—Power saving in memory, e.g. RAM, cache
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Mechanical Engineering (AREA)
- Power Sources (AREA)
- Optical Recording Or Reproduction (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Debugging And Monitoring (AREA)
- Electric Clocks (AREA)
- Memory System (AREA)
- Microcomputers (AREA)
Abstract
A method for generating a wobble clock signal. When the wobble signal becomes deformed or a defect on the optical disc is found, the present invention provides a stable wobble clock signal, which is used to maintain a stable rotation speed when the optical disc is processed. In addition, the present invention also determines whether the wobble signal is deformed according to the result of comparing the width of the wobble signal at different status with the average of the half cycle width of the wobble signal.
Description
- This application claims the priority benefits of U.S. provisional application titled” “A NEW CHIP DESIGN” filed on Oct. 31, 2003, Ser. No. 60/516,240. All disclosure of this application is incorporated herein by reference. This application also claims the priority benefit of Taiwan application serial No. 93104403, filed on Feb. 23, 2004.
- 1. Field of the Invention
- The present invention relates to a method and an apparatus for generating a wobble clock signal, and more particularly, to a method and an apparatus capable of maintaining a stable rotation speed when the optical disc is processed.
- 2. Description of the Related Art
- In general, a shallow groove is spirally etched on the optical disc outwards from the center of the optical disc such as the CD-R, CD-RW, DVD-R, DVD+RW, or DVD-RW when the optical disc is manufactured, and this groove is called as a “pregroove”. In fact, this pregroove is not a perfect spiral but with numerous wobbles. The “wobble” of the pregroove looks like a sinusoidal on the general press-made optical disc. Even this pregroove is so small and almost invisible, it can be detected by the optical driving unit in the optical drive apparatus, and the signal detected in the pregroove by the optical drive apparatus is a wobble signal whose frequency has been modulated. A certain time data is obtained after the wobble signal is demodulated by the optical drive apparatus, and this time data is referred as a “pregroove absolute time”, which is used to assure of maintaining the stable speed when the optical drive apparatus is processing the signal on the optical disc. Therefore, whether or not the pregroove is correct, and whether or not the pregroove is accurately read become major topics of the optical driving apparatus and the optical disc.
- For example, when burning a recordable optical disc, if there is a defect on the recordable optical disc, the recordable optical disc apparatus cannot accurately determine the pregroove absolute time, thus an unstable and wrong pregroove absolute time is obtained. This causes that the rotation speed of the motor in the recordable optical disc apparatus become unstable, and degrades the CD burning quality.
- In addition, the defect on the optical disc also deforms the wobble signal. A pregroove absolute time is extracted from the wobble signal on every predetermined cycle in the conventional technique. Therefore, when the wobble clock signal is deformed due to the defect on some area of the optical disc, the pregroove absolute time of the subsequent normal area is also impacted and becomes incorrect. Thus the CD burning quality is significantly impacted.
- The present invention provides a method for generating a wobble clock signal. When the wobble signal becomes deformed or a defect on the optical disc is found, the present invention can maintain a stable rotation speed of the recordable optical apparatus when the optical disc is processed.
- The present invention also provides an apparatus for generating a wobble clock signal. The apparatus provides a wobble clock signal which is used to maintain a stable rotation speed when the optical disc apparatus is processing the optical disc, so as to improve the CD burning quality.
- The method for generating the wobble clock signal provided by the present invention at least comprises following steps. At first, a wobble clock signal with a constant cycle is generated according to the wobble signal generated when the optical disc is processed. Then, the width of the wobble signal at different status is compared with an average of the wobble signals to product a comparison result. Finally, according to the comparison result, it is determined whether to continuously select the wobble signal to generate the wobble clock signal or to feedback the generated wobble clock signal back to be the signal source for generating the wobble clock signal itself.
- Herein, the method further comprises following steps. The width of the wobble signal at different status is counted, such that a plurality of counting data is generated. A plurality of comparison data is generated according to the relationship between the counting data and the average mentioned above. It is determined whether or not to select the wobble clock signal and feedback it back to be the signal source for generating the wobble clock signal itself according to whether the comparison data is beyond a predetermined range or not.
- Herein, following steps may be further comprised. When the comparison data is beyond the predetermined range, a deformation signal is enabled. Also, the number of continuously enabling the deformation signal is optionally counted. When the number of continuously enabling the deformation signal is over a predetermined value, the wobble clock signal is selected and fed back to be the signal source for generating the wobble clock signal itself.
- In the normal case, the average mentioned above is obtained by averaging the counting values. In addition, in order to avoid the noise interference and avoid the wrongly determining of the wobble signal as the deformed signal, a process of removing the fake signal could be applied on the wobble signal first.
- According to another aspect of the present invention, a method for generating a wobble clock signal is provided by the present invention, and the method comprises following steps. The width of the wobble signal at different status is counted, such that a plurality of counting data is generated. Then, a wobble clock signal is generated according to an average of the counting data.
- Herein, following steps may be further comprised. An average clock signal is generated according to an average of all counting data, and a wobble clock signal is then generated by dividing the frequency of the average clock signal by a positive integer N. In addition, the average of the counting data mentioned above generally indicates an average of the half cycle of the wobble signal.
- Herein, when the wobble signal becomes deformed or a defect on the optical disc is found, the wobble clock signal may be selected and fed back to generate the wobble clock signal.
- The method for determining whether the wobble signal is deformed or not could at least comprises following steps. The width of the wobble signal at different status is counted, such that a plurality of counting data is generated. Then, a plurality of comparison data is generated according to the relationship between the counting data and an average. It is determined whether or not to select the wobble clock signal and feedback it back to be the signal source for generating the wobble clock signal itself according to whether the comparison data is beyond a predetermined range or not.
- According to another aspect of the present invention, the present invention provides an apparatus for generating a wobble clock signal so as to improve the quality of the optical disc processing. The apparatus at least comprises a clock signal generating circuit and a selection circuit, and may optionally comprise a deformation detecting module. A wobble signal is generated when the optical disc is processed, and the clock signal generating circuit generates a stable wobble clock signal according to the wobble signal or according to the signal source which is fed back from the wobble clock signal generated by itself. In addition, the deformation detecting module also receives the wobble signal, and obtains a result of comparing the width of the wobble signal at different status with an average. Then, the deformation detecting module determines whether or not to output a deformation enabling signal according to the comparison result. In addition, the deformation detecting module also electrically couples to the selection circuit, and sends the deformation enabling signal to the selection circuit when the deformation detecting module determines to output the deformation enabling signal. The selection circuit electrically couples to both the clock signal generating circuit and the deformation detecting module. In addition, the selection circuit receives the wobble signal and the signal fed back from the wobble clock signal, such that the output wobble signal or the signal source fed back from the wobble clock signal is selected and sent to the clock signal generating circuit. When at least one enabling signal is sent to the selection circuit, the selection circuit selects the signal source fed back from the wobble clock signal and sends it to the clock signal generating circuit.
- In summary, when the wobble signal becomes deformed or a defect on the optical disc is found, the wobble clock signal itself may be selected and fed back to regenerate the wobble clock signal (to replace the original wobble clock signal by the newly fed back wobble clock signal). Since the wobble clock signal is a stable clock signal source, in the case of processing the optical disc, if the non-ideal situation mentioned above occurs, the stable wobble clock signal may be used to maintain the rotation speed of the optical disc apparatus (e.g. motor) so as to improve the CD burning quality.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention, and together with the description, serve to explain the principles of the invention.
-
FIG. 1A is a block diagram of an apparatus for generating a wobble clock signal according to a preferred embodiment of the present invention. -
FIG. 1B is a block diagram of a circuit having a fake signal removing circuit for generating a wobble clock signal according to a preferred embodiment of the present invention. -
FIG. 2 is a flow chart illustrating a method for generating a wobble clock signal according to a preferred embodiment of the present invention. -
FIG. 3 is a flow chart illustrating a method for determining whether the wobble signal Wobble is deformed or not according to a preferred embodiment of the present invention. -
FIG. 1A is a block diagram of an apparatus for generating a wobble clock signal according to a preferred embodiment of the present invention. Referring toFIG. 1A , the present invention is applied in the optical disc apparatus. In the present embodiment, aselection circuit 130 electrically couples to a clocksignal generating circuit 110, and further electrically couples to an optionaldeformation detecting circuit 120. When the optical disc apparatus is processing the optical disc (e.g. when burning the optical disc), theselection circuit 130 receives a wobble signal (Wobble) and a wobble clock signal (WBCLK), and one of the signals is selected and sent to the clocksignal generating circuit 110, so as to generate the stable wobble clock signal WBCLK. The WBCLK signal is used to maintain a stable rotation speed of the optical disc apparatus (e.g. motor). - Referring to
FIG. 1A , in the clocksignal generating circuit 110, acounter 112 electrically couples to theselection circuit 130 and a low-pass filter (LPF) 114, and the low-pass filter 114 further electrically couples to a clocksignal generating circuit 116. Its operating principle is reviewed hereinafter in better detail, theselection circuit 130 receives the wobble signal Wobble and the wobble clock signal WBCLK (both signals are basically composed of square waves having different size), and one of the signals is selected and sent to thecounter 112. Thecounter 112 counts the width of the signal which is at different status and sent from the selection circuit 130 (wherein, one high speed clock signal is commonly used to count the length of each square wave), such that a plurality records of counting data is generated. Then, a counting data signal FMPRD is generated and sent to the low-pass filter 114 according to the counting data. After the low-pass filter 114 receives the counting data signal, an average clock signal Ta (which is equal to the counting data after it is lightly modified) is obtained by averaging the counting data. Then, the low-pass filter 114 sends the average clock signal Ta to theclock generating circuit 116. After theclock generating circuit 116 receives the average clock signal Ta, the frequency of the average clock signal Ta is divided by N so as to obtain a wobble clock signal WBCLK, wherein N is a positive integer. - In the present embodiment, an average of half cycle of the wobble signal Wobble is commonly used to represent the cycle length of each average clock signal Ta. Therefore, the frequency of the average clock signal Ta is twice of the average frequency of the wobble signal Wobble. Although the average clock signal Ta is a quite stable clock signal, the present invention usually cannot directly use the average clock signal Ta to control the optical disc apparatus, it is because that the component (e.g. motor) of the optical disc apparatus is controlled by the clock signal whose frequency is similar to the frequency of the wobble signal Wobble, thus the frequency of the average clock signal Ta is still too high (such as to high to drive some mechanical pars). Therefore, a frequency dividing operation is usually performed on the average clock signal Ta by the
clock generating circuit 116 in the present embodiment. In other words, the frequency of the average clock signal Ta is divided by N to generate an appropriate wobble clock signal WBCLK. In the present embodiment, for example, N is usually 2. - Although the average of half cycle of the wobble signal Wobble is used as the cycle length of the average clock signal Ta in the embodiment, the present invention is not necessarily limited by it. Its value may be modified by one of the ordinary skill in the art based on the physical requirement. In addition, the value of N may be modified according to the variance of the cycle length of the average clock signal Ta.
- In addition, an
ATIP decoding circuit 118 may be furthered installed inside the clocksignal generating circuit 110. TheATIP decoding circuit 118 electrically couples to theselection circuit 130, thecounter 112, and the low-pass filter 114. The pregroove absolute time data is generated based on the wobble signal Wobble or the wobble clock signal WBCLK, and with the cooperation of the difference signal FMPRD and the average clock signal. If theselection circuit 130 selects the wobble clock signal WBCLK as its output, the pregroove absolute time data generated by theATIP decoding circuit 118 is not the real pregroove absolute time data on the recordable disc, instead it is a set of fake pregroove absolute time data. When a defect in found on some area of the optical disc, theclock generating circuit 110 generates this set of fake pregroove absolute time data, which is used to replace the original pregroove absolute time data. Therefore, although the pregroove absolute time data in the defect area is wrong, the pregroove absolute time data in the subsequent normal area is not impacted by it. - Referring to
FIG. 1A , in thedeformation detecting module 120, thecounter 122 receives the wobble signal Wobble and electrically couples to acomparator 124. Wherein, thecounter 122 and thecounter 112 perform the same function, which are counting the width of the wobble signal Wobble at different status (wherein, one high frequency clock is commonly used to count how many clocks are mapped to for each different status). As a result, a plurality of records of counting data is generated and sent to thecomparator 124. Thecomparator 124 compares all of the counting data with the average generated by the low-pass filter 114, and as long as one comparison result indicates that the difference between one record of the counting data and the average is beyond a predetermined range, thecomparator 124 enables a deformation signal MS. Theselection circuit 130 determines whether to enable a deformation enabling signal ME according to the deformation signal MS, such that theselection circuit 130 can select the feedback of the wobble clock signal WBCLK as its signal source for generating the wobble clock signal WBCLK. - In addition, a
deformation signal counter 126 may be optionally designed in thedeformation detecting module 120 for counting the number of the continuously enabling the deformation signal MS. Thedeformation signal counter 126 electrically couples to thecomparator 124, when the number of the continuously enabling the deformation signal MS is beyond a predetermined value, the deformation enabling signal is enabled by thedeformation detecting module 120. - Referring to
FIG. 1A , theselection circuit 130 may comprise an ORgate 132 and amultiplexer 134. The ORgate 132 receives a defect enabling signal DE and the deformation enabling signal ME, wherein the defect enabling signal DE is generated when the defect is found on the optical disc. In addition, the output terminal of theOR gate 132 electrically couples to themultiplexer 134. One port of themultiplexer 134 receives the wobble signal Wobble, and the other port of themultiplexer 134 receives the wobble clock signal WBCLK. When any one of the defect enabling signal DE and the deformation enabling signal ME is enabled, theOR gate 132 enables a selection signal SEL on its output terminal, such that themultiplexer 134 can select the wobble clock signal WBCLK as its output, and sends it to thecounter 112. -
FIG. 1B is a block diagram of a circuit having a fake signal removing circuit for generating a wobble clock signal according to another preferred embodiment of the present invention. Referring toFIG. 1B and comparing withFIG. 1A , the present embodiment is mainly characterized in that a fakesignal removing circuit 104 is further designed. Since the wobble signal Wobble is easily interfered by the transient EMW (Electro Magnetic Wave) and fake signals are generated accordingly, the system is easily malfunctioned by these fake signals. Therefore, the fakesignal removing circuit 104 receives the wobble signal Wobble, removes the fake signals from the wobble signal Wobble, and sends the signal to themultiplexer 134. -
FIG. 2 is a flow chart illustrating a method for generating a wobble clock signal according to yet another preferred embodiment of the present invention. A method for generating a wobble clock signal is provided by the preferred embodiment. Referring toFIGS. 1A , 1B, and 2, the method comprises following steps. At first, in step S201, the width of the wobble signal Wobble at different status is counted and a plurality of records of counting data is generated. Then in step S220, a wobble clock signal WBCLK is generated according to an average of the counting data. Whether a defect is existing on the optical disc or not is determined in step S203. If it is determined that a defect is existing on the optical disc (i.e. the “YES” branch of the step S203), the process moves to step S205, where the wobble clock signal is selected and fed back to generate the wobble clock signal. If it is determined that no defect is existing on the recordable optical disc (i.e. the “NO” branch of the step S203), the process moves to step S207, where it is determined whether or not the wobble signal Wobble is deformed. If it is determined that the wobble signal Wobble is deformed (i.e. the “YES” branch of the step S207), the process moves to same step S205, where the wobble clock signal is selected and fed back to generate the wobble clock signal (use the newly fed back signal to replace the original used signal). If it is determined that the wobble signal Wobble is not deformed (i.e. the “NO” branch of the step S207), the process moves to step S209, where the wobble signal is selected to generate the wobble clock signal. - Although the step S203 is performed before the step S207 in the present embodiment. In fact, the sequence of performing the step S203 and the step S207 does not impact the spirit of the present invention. Therefore, it can be freely modified by one of the ordinary skill in the art.
- Moreover and more specific, the step S220 mentioned above may further comprises performing the step S222 first, where an average clock signal Ta is generated according to the average of the counting data. Then in step S224, a wobble clock signal WBCLK is generated by dividing the frequency of the average clock signal Ta by N.
-
FIG. 3 is a flow chart illustrating a method for determining whether the wobble signal Wobble is deformed or not according to a preferred embodiment of the present invention. Referring toFIGS. 1A , 1B, and 3, a method for determining whether the wobble signal Wobble is deformed or not is provided by the preferred embodiment, and the method comprises following steps. At first, in step S301, the width of the wobble signal Wobble at different status is counted, such that a plurality of records of counting data is generated. Then in step S303, a plurality of comparison data is generated according to the relationship between all of the counting data and an average. In the present embodiment, the average is commonly the average of all half cycle widths of the wobble signal Wobble. Then in step S310, it is determined that whether the wobble signal is deformed or not according to whether the comparison data is beyond a predetermined range or not. - More specifically, the step S310 may comprise following steps. As mentioned in step S312, when one of the comparison data is beyond the predetermined range, the deformation signal MS is enabled (herein, the number of continuously enabling the deformation signal is further counted). Then in step S316, it is determined that whether the number of continuously enabling the deformation signal MS is beyond a predetermined value or not. If it is determined that the number of continuously enabling the deformation signal MS is beyond the predetermined value (i.e. the “YES” branch of the step S318), the process moves to same step S316, where the wobble signal Wobble is determined as deformed and the wobble clock signal WBCLK is selected and fed back to generate the wobble clock signal WBCLK. If it is determined that the number of continuously enabling the deformation signal MS is not beyond the predetermined value (i.e. the “NO” branch of the step S318), the process moves to step S322, where the wobble signal Wobble is determined as not deformed and the wobble signal Wobble is selected to generate the wobble clock signal WBCLK.
- In summary, the present invention at least has following advantages:
- 1. When the wobble signal becomes deformed or a defect on the optical disc is found, the present invention can generate a stable wobble clock signal to control the optical disc apparatus, such that a stable rotation speed can be maintained when the optical disc apparatus is operated in a CD burning mode.
- 2. When the wobble signal is deformed due to a defect on some area of the recordable optical disc, which causes the pregroove absolute time data cannot be accurately extracted, the present invention can generate a set of fake pregroove absolute data time, which is used to replace the original pregroove absolute data time. Therefore, the pregroove absolute data time in the subsequent normal area is not impacted by it.
- Although the invention has been described with reference to a particular embodiment thereof, it will be apparent to one of the ordinary skill in the art that modifications to the described embodiment may be made without departing from the spirit of the invention. Accordingly, the scope of the invention will be defined by the attached claims not by the above detailed description.
Claims (23)
1-20. (canceled)
21. An apparatus for generating a wobble clock signal, comprising:
a selection circuit configured to receive a wobble signal from an optical disc, to receive the wobble clock signal from a clock signal generating circuit, receive a deformation enabling signal, and provide a selected signal selected from the wobble signal or the wobble clock signal based, at least in part, on the deformation enabling signal; and
the clock signal generating circuit configured to receive the selected signal and to generate the wobble clock signal according to the selected signal.
22. The apparatus of claim 21 , further comprising:
a deformation detecting circuit configured to provide the deformation enabling signal according to a comparison of a width of the wobble signal to an average width of the selected signal.
23. The apparatus of claim 22 , wherein the deformation detecting circuit comprises:
a first counter configured to count the width of the wobble signal; and
a comparator configured to generate comparison data according to a comparison of the count of the first counter to an indication of the average width of the selected signal and to provide a deformation signal according to whether the comparison data is within a predetermined range, wherein the deformation detecting circuit is further configured to provide the deformation enabling signal according to the deformation signal.
24. The apparatus of claim 23 , wherein the deformation detecting circuit further comprises:
a deformation signal counting circuit configured to count a duration during which the deformation signal is continuously enabled and to provide the deformation enabling signal according to the counted duration.
25. The apparatus of claim 21 , wherein the clock signal generating circuit comprises:
a second counter configured to count a width of the selected signal;
a low-pass filter configured to average the count of the second counter and to generate an average clock signal according to the averaged count; and
a clock signal output circuit configured to generate the wobble clock signal by dividing a frequency of the average clock signal by a positive integer.
26. The apparatus of claim 25 , wherein the clock generating circuit further comprises:
an absolute-time in pregroove decoding circuit configured to decode absolute-time in pregroove data according to the count of the second counter and the averaged count.
27. The apparatus of claim 21 , wherein the selection circuit is further configured to select the selected signal based, in part, on a defect enabling signal indicative a detection of an optical disc defect.
28. The apparatus of claim 27 , wherein the selection circuit comprises:
an OR gate configured to provide a multiplexer select signal according to a logical OR of the deformation enabling signal and the defect enabling signal; and
a multiplexer configured to receive the wobble signal, to receive the wobble clock signal, and to provide the selected signal according to the multiplexer select signal.
29. The apparatus of claim 21 , further comprising:
a deglitch circuit configured to deglitch the wobble signal.
30. A method for generating a wobble clock signal, comprising:
providing a select signal based, at least in part, on a frequency difference between a wobble signal of an optical disc and an average frequency of a selected signal;
if the provided select signal is at a first state, providing the wobble signal as the selected signal;
if the provided select signal is at a second state, providing the wobble clock signal as the selected signal; and
generating the wobble clock signal according to the selected signal.
31. The method of claim 30 , wherein providing the select signal includes:
counting a width of the selected signal;
determining an average width of the selected signal;
providing comparison data according to a comparison of the counted width to the determined average width; and
providing the select signal according to whether the comparison data is within a predetermined range.
32. The method of claim 31 , further comprising:
counting a duration during which the comparison data is not within the predetermined range; and
providing the select signal according to the counted duration.
33. The method of claim 31 , wherein determining the average width includes:
counting multiple widths of the selected signal; and
low-pass filtering the multiple counted widths.
34. The method of claim 30 , wherein generating the wobble clock signal includes:
generating an average clock signal according to the average frequency of the selected signal; and
dividing a frequency of the average clock signal by a positive integer.
35. The method of claim 30 , wherein providing the select signal is further based on a defect enabling signal indicative of a detection of an optical disc defect.
36. The method of claim 30 , further comprising:
decoding absolute-time in pregroove data according to the selected signal.
37. The method of claim 36 , further comprising:
decoding absolute-time in pregroove data according to a difference between a frequency of the selected signal and the average frequency of the selected signal.
38. A processor-readable medium storing instructions which, when executed by a processor, enable a method for generating a wobble clock signal, the method comprising:
providing a select signal based, at least in part, on a difference between a width of a wobble signal of an optical disc and an average width of a selected signal;
if the provided select signal is at a first logic level, providing the selected signal according to the wobble signal;
if the provided select signal is at a second logic level, providing the selected signal according to the wobble clock signal; and
generating the wobble clock signal from the selected signal.
39. The processor-readable medium of claim 38 , wherein generating the wobble clock includes:
counting a width of the selected signal;
providing count data according to a counted width of the selected signal;
providing an average clock signal according to low-pass filtering the count data; and
dividing a frequency of the average clock signal.
40. The processor-readable medium of claim 38 , wherein the method further comprises:
decoding absolute-time in pregroove data according to a difference between a width of the selected signal and the average width of the selected signal.
41. An apparatus for maintaining a stable rotation speed when processing an optical disc, comprising:
means for selecting a select signal based, at least in part, on a frequency variation of a wobble signal of an optical disc;
means for providing the wobble signal as the selected signal while the provided select signal is at a first state;
means for providing the wobble clock signal as the selected signal while the provided select signal is at a second state; and
means for generating the wobble clock signal according to the selected signal.
42. The apparatus of claim 41 , wherein the frequency varation is a frequency difference between the wobble signal and an average frequency of the selected signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/025,730 US20090040888A1 (en) | 2003-10-31 | 2008-02-04 | Method and apparatus for generating the wobble clock signal |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US51624003P | 2003-10-31 | 2003-10-31 | |
TW093104403A TWI295757B (en) | 2003-10-31 | 2004-02-23 | Method and apparatus for generating the wobble clock signal |
TW93104403 | 2004-02-23 | ||
US10/801,629 US7327647B2 (en) | 2003-10-31 | 2004-03-15 | Method and apparatus for generating the wobble clock signal |
US12/025,730 US20090040888A1 (en) | 2003-10-31 | 2008-02-04 | Method and apparatus for generating the wobble clock signal |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/801,629 Continuation US7327647B2 (en) | 2003-10-31 | 2004-03-15 | Method and apparatus for generating the wobble clock signal |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090040888A1 true US20090040888A1 (en) | 2009-02-12 |
Family
ID=34375606
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/801,629 Active 2025-08-31 US7327647B2 (en) | 2003-10-31 | 2004-03-15 | Method and apparatus for generating the wobble clock signal |
US10/817,776 Active 2025-05-10 US7203855B2 (en) | 2003-10-31 | 2004-04-02 | Power-saving control circuitry of electronic device and operating method thereof |
US10/973,864 Active 2026-04-06 US7454663B2 (en) | 2003-10-31 | 2004-10-25 | Method and circuitry for debugging/updating ROM |
US12/025,730 Abandoned US20090040888A1 (en) | 2003-10-31 | 2008-02-04 | Method and apparatus for generating the wobble clock signal |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/801,629 Active 2025-08-31 US7327647B2 (en) | 2003-10-31 | 2004-03-15 | Method and apparatus for generating the wobble clock signal |
US10/817,776 Active 2025-05-10 US7203855B2 (en) | 2003-10-31 | 2004-04-02 | Power-saving control circuitry of electronic device and operating method thereof |
US10/973,864 Active 2026-04-06 US7454663B2 (en) | 2003-10-31 | 2004-10-25 | Method and circuitry for debugging/updating ROM |
Country Status (7)
Country | Link |
---|---|
US (4) | US7327647B2 (en) |
JP (1) | JP2005135368A (en) |
KR (1) | KR100606330B1 (en) |
CN (4) | CN100470656C (en) |
DE (1) | DE102004012487B4 (en) |
GB (1) | GB2407665B (en) |
TW (4) | TWI295757B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8072854B1 (en) * | 2009-03-04 | 2011-12-06 | Marvell International, Ltd. | Method and apparatus for detecting wobble defects in optical recording system |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100470656C (en) * | 2003-10-31 | 2009-03-18 | 宇田控股有限公司 | Method and apparatus for generating oscillating clock signal |
US7318172B2 (en) * | 2004-08-31 | 2008-01-08 | Broadcom Corporation | Wireless remote firmware debugging for embedded wireless device |
KR100622892B1 (en) * | 2004-12-09 | 2006-09-19 | 엘지전자 주식회사 | Low Power Consumption Mobile Communication Terminal |
WO2006085378A1 (en) * | 2005-02-10 | 2006-08-17 | Fujitsu Limited | Control device, information processing device, and program |
KR100571646B1 (en) * | 2005-03-31 | 2006-04-17 | 주식회사 하이닉스반도체 | Semiconductor device with power down mode |
CN100345458C (en) * | 2005-09-02 | 2007-10-24 | 重庆重邮信科股份有限公司 | Mobile phone base band chip power-saving synchronizing method |
TWI268514B (en) * | 2005-09-09 | 2006-12-11 | Ali Corp | Operation oriented power saving device for embedded memory capable of saving power consumption by selectively activating the embedded memory |
TWI324341B (en) * | 2005-10-24 | 2010-05-01 | Princeton Technology Corp | Method of activating data phase locked loop during track-seeking and apparatus of operating the same |
KR101233168B1 (en) | 2006-04-24 | 2013-02-15 | 엘지전자 주식회사 | Method and apparatus for controling the power in the system including at least 2 subsystems |
JP4829029B2 (en) * | 2006-08-02 | 2011-11-30 | 株式会社東芝 | Memory system and memory chip |
US20080155296A1 (en) * | 2006-12-22 | 2008-06-26 | Fujitsu Limited | Apparatus for controlling clock signals to processor circuit |
US7612589B2 (en) | 2007-10-12 | 2009-11-03 | Mediatek Inc. | Phase-locked loop and control method utilizing the same |
JP5353030B2 (en) * | 2008-03-10 | 2013-11-27 | 日本電気株式会社 | Disk array system |
US8015426B2 (en) * | 2008-03-27 | 2011-09-06 | International Business Machines Corporation | System and method for providing voltage power gating |
TWI375915B (en) * | 2008-12-11 | 2012-11-01 | Asmedia Technology Inc | Voltage identification processor, circuit and method for generating voltage |
US8255722B2 (en) * | 2009-03-09 | 2012-08-28 | Atmel Corporation | Microcontroller with clock generator for supplying activated clock signal to requesting module to conserve power |
DE102010001445A1 (en) * | 2010-02-01 | 2011-08-04 | Robert Bosch GmbH, 70469 | Device and method for connecting an energy-converting terminal |
JP5159817B2 (en) * | 2010-03-25 | 2013-03-13 | 株式会社東芝 | Memory system |
US9444456B2 (en) * | 2011-07-20 | 2016-09-13 | Nxp B.V. | Circuit and method for powering an integrated circuit having first and second power regulators respectively configured and arranged to provide regulated power at main and standby power levels |
US8994458B2 (en) * | 2011-11-08 | 2015-03-31 | Qualcomm Incorporated | Oscillator based frequency locked loop |
WO2013095543A1 (en) * | 2011-12-22 | 2013-06-27 | Intel Corporation | Apparatus and method for detecting and recovering from instruction fetch errors |
TWI497304B (en) | 2012-03-13 | 2015-08-21 | Novatek Microelectronics Corp | Serial interface transmitting method and related device |
CN103324588B (en) * | 2012-03-22 | 2016-05-04 | 联咏科技股份有限公司 | Serial interfaces transfer approach and device thereof |
US9507406B2 (en) | 2012-09-21 | 2016-11-29 | Atmel Corporation | Configuring power domains of a microcontroller system |
US9323312B2 (en) | 2012-09-21 | 2016-04-26 | Atmel Corporation | System and methods for delaying interrupts in a microcontroller system |
US9213388B2 (en) | 2012-09-21 | 2015-12-15 | Atmel Corporation | Delaying reset signals in a microcontroller system |
US9213397B2 (en) | 2012-09-21 | 2015-12-15 | Atmel Corporation | Changing power modes of a microcontroller system |
US9383807B2 (en) | 2013-10-01 | 2016-07-05 | Atmel Corporation | Configuring power domains of a microcontroller system |
CN104778090B (en) * | 2014-01-09 | 2019-01-15 | 联想(北京)有限公司 | A kind of control method and electronic equipment |
US9684367B2 (en) | 2014-06-26 | 2017-06-20 | Atmel Corporation | Power trace port for tracing states of power domains |
US10990384B2 (en) * | 2018-09-27 | 2021-04-27 | Intel Corporation | System, apparatus and method for dynamic update to code stored in a read-only memory (ROM) |
TWI682400B (en) * | 2019-03-04 | 2020-01-11 | 新唐科技股份有限公司 | Semiconductor device and data protection method |
CN112086064B (en) * | 2020-09-22 | 2022-04-26 | 禹创半导体(深圳)有限公司 | Method for applying MIPI instruction comparison mechanism to backlight adjustment |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3588835A (en) * | 1969-03-14 | 1971-06-28 | Goodyear Tire & Rubber | Debugging of on-line digital computers having an active interrupt |
US5025387A (en) * | 1988-09-06 | 1991-06-18 | Motorola, Inc. | Power saving arrangement for a clocked digital circuit |
US5592613A (en) * | 1989-03-28 | 1997-01-07 | Olympus Optical Co., Ltd. | Microcomputer having a program correction function |
US5953530A (en) * | 1995-02-07 | 1999-09-14 | Sun Microsystems, Inc. | Method and apparatus for run-time memory access checking and memory leak detection of a multi-threaded program |
US6072348A (en) * | 1997-07-09 | 2000-06-06 | Xilinx, Inc. | Programmable power reduction in a clock-distribution circuit |
US6088311A (en) * | 1997-08-28 | 2000-07-11 | Mitsubishi Denki Kabushiki Kaisha | Optical disc device |
US6236629B1 (en) * | 1999-10-27 | 2001-05-22 | Matsushita Electric Industrial Co., Ltd. | Optical disk device |
US6466073B1 (en) * | 2000-04-12 | 2002-10-15 | Mitsubishi Denki Kabushiki Kaisha | Method and circuitry for generating clock |
US20030086348A1 (en) * | 2001-10-03 | 2003-05-08 | Matsushita Elec. Ind. Co., Ltd. | Optical disk device |
US6587956B1 (en) * | 1998-01-19 | 2003-07-01 | Oki Electric Industry Co., Ltd. | Semiconductor memory apparatus with power consumption control |
US6700847B2 (en) * | 2000-07-05 | 2004-03-02 | Victor Company Of Japan, Limited | Recording/reproducing apparatus and method using accurate recording/reproducing clock signal |
US6915416B2 (en) * | 2000-12-28 | 2005-07-05 | Texas Instruments Incorporated | Apparatus and method for microcontroller debugging |
US7013256B2 (en) * | 1999-12-23 | 2006-03-14 | Stmicroelectronics S.A. | Computer system with debug facility |
US7016284B2 (en) * | 2001-09-12 | 2006-03-21 | Via Optical Solution, Inc. | Method and related circuit for generating a wobble clock and an ATIP clock through a reference clock and a wobble signal |
US7203855B2 (en) * | 2003-10-31 | 2007-04-10 | Via Technolgoies, Inc. | Power-saving control circuitry of electronic device and operating method thereof |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62166419A (en) | 1986-01-17 | 1987-07-22 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Multifrequency clock generator |
JPH01120610A (en) | 1987-11-05 | 1989-05-12 | Mitsubishi Electric Corp | Clock input device for microprocessor |
GB2246455A (en) | 1990-07-23 | 1992-01-29 | Philips Electronic Associated | Altering the rate at which digital circuitry operates |
JP3058986B2 (en) * | 1992-04-02 | 2000-07-04 | ダイヤセミコンシステムズ株式会社 | Computer system power saving controller |
JPH05313779A (en) * | 1992-05-08 | 1993-11-26 | Ricoh Co Ltd | Clock oscillation circuit |
DE19610627A1 (en) * | 1996-03-19 | 1997-09-25 | Bosch Gmbh Robert | Microcontroller with self-alarm device |
US5848281A (en) * | 1996-07-23 | 1998-12-08 | Smalley; Kenneth George | Method and apparatus for powder management in a multifunction controller with an embedded microprocessor |
US5903746A (en) | 1996-11-04 | 1999-05-11 | Texas Instruments Incorporated | Apparatus and method for automatically sequencing clocks in a data processing system when entering or leaving a low power state |
JPH11143571A (en) * | 1997-11-05 | 1999-05-28 | Mitsubishi Electric Corp | Data processor |
KR100304196B1 (en) * | 1998-11-18 | 2001-12-17 | 윤종용 | Stop mode release error dectection and recovery logic circuit for microcontroller devices |
JP2000267770A (en) | 1999-03-19 | 2000-09-29 | Toshiba Digital Media Engineering Corp | Power saving system |
JP2001256044A (en) * | 2000-03-14 | 2001-09-21 | Sony Corp | Data processor |
JP2001265620A (en) * | 2000-03-22 | 2001-09-28 | Kyocera Corp | Program debugging system for rom |
JP4598923B2 (en) * | 2000-06-16 | 2010-12-15 | 株式会社東芝 | Optical disc recording apparatus and semiconductor integrated circuit thereof |
JP2002007156A (en) * | 2000-06-21 | 2002-01-11 | Nec Corp | Microprocessor |
JP2002091785A (en) * | 2000-09-18 | 2002-03-29 | Matsushita Electric Ind Co Ltd | Program modification device |
CN1280803C (en) * | 2001-06-19 | 2006-10-18 | 联发科技股份有限公司 | Control system and method for long distance tracking for CD machine |
US7210054B2 (en) * | 2002-06-25 | 2007-04-24 | Intel Corporation | Maintaining processor execution during frequency transitioning |
CN1169051C (en) * | 2002-07-03 | 2004-09-29 | 无敌科技(西安)有限公司 | Method for upgrading electronic equipment |
CN1224010C (en) * | 2003-03-25 | 2005-10-19 | 威盛电子股份有限公司 | Method and apparatus for generating write-in clock in optical-disc etching machine |
-
2004
- 2004-02-17 CN CNB2004100052303A patent/CN100470656C/en not_active Expired - Fee Related
- 2004-02-23 TW TW093104403A patent/TWI295757B/en not_active IP Right Cessation
- 2004-03-08 TW TW093106005A patent/TWI302649B/en active
- 2004-03-11 CN CNB2004100283825A patent/CN1292326C/en not_active Expired - Lifetime
- 2004-03-15 US US10/801,629 patent/US7327647B2/en active Active
- 2004-03-15 DE DE102004012487.6A patent/DE102004012487B4/en not_active Expired - Lifetime
- 2004-03-23 GB GB0406506A patent/GB2407665B/en not_active Expired - Lifetime
- 2004-03-31 TW TW093108817A patent/TWI270867B/en not_active IP Right Cessation
- 2004-04-02 US US10/817,776 patent/US7203855B2/en active Active
- 2004-04-08 CN CNB2004100325349A patent/CN100452227C/en not_active Expired - Fee Related
- 2004-04-22 JP JP2004126531A patent/JP2005135368A/en active Pending
- 2004-05-03 KR KR1020040030916A patent/KR100606330B1/en active IP Right Grant
- 2004-05-25 TW TW093114699A patent/TWI236018B/en active
- 2004-06-17 CN CNB2004100495937A patent/CN100446128C/en active Active
- 2004-10-25 US US10/973,864 patent/US7454663B2/en active Active
-
2008
- 2008-02-04 US US12/025,730 patent/US20090040888A1/en not_active Abandoned
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3588835A (en) * | 1969-03-14 | 1971-06-28 | Goodyear Tire & Rubber | Debugging of on-line digital computers having an active interrupt |
US5025387A (en) * | 1988-09-06 | 1991-06-18 | Motorola, Inc. | Power saving arrangement for a clocked digital circuit |
US5592613A (en) * | 1989-03-28 | 1997-01-07 | Olympus Optical Co., Ltd. | Microcomputer having a program correction function |
US5953530A (en) * | 1995-02-07 | 1999-09-14 | Sun Microsystems, Inc. | Method and apparatus for run-time memory access checking and memory leak detection of a multi-threaded program |
US6072348A (en) * | 1997-07-09 | 2000-06-06 | Xilinx, Inc. | Programmable power reduction in a clock-distribution circuit |
US6088311A (en) * | 1997-08-28 | 2000-07-11 | Mitsubishi Denki Kabushiki Kaisha | Optical disc device |
US6587956B1 (en) * | 1998-01-19 | 2003-07-01 | Oki Electric Industry Co., Ltd. | Semiconductor memory apparatus with power consumption control |
US6236629B1 (en) * | 1999-10-27 | 2001-05-22 | Matsushita Electric Industrial Co., Ltd. | Optical disk device |
US7013256B2 (en) * | 1999-12-23 | 2006-03-14 | Stmicroelectronics S.A. | Computer system with debug facility |
US6466073B1 (en) * | 2000-04-12 | 2002-10-15 | Mitsubishi Denki Kabushiki Kaisha | Method and circuitry for generating clock |
US6700847B2 (en) * | 2000-07-05 | 2004-03-02 | Victor Company Of Japan, Limited | Recording/reproducing apparatus and method using accurate recording/reproducing clock signal |
US6915416B2 (en) * | 2000-12-28 | 2005-07-05 | Texas Instruments Incorporated | Apparatus and method for microcontroller debugging |
US7016284B2 (en) * | 2001-09-12 | 2006-03-21 | Via Optical Solution, Inc. | Method and related circuit for generating a wobble clock and an ATIP clock through a reference clock and a wobble signal |
US20030086348A1 (en) * | 2001-10-03 | 2003-05-08 | Matsushita Elec. Ind. Co., Ltd. | Optical disk device |
US7203855B2 (en) * | 2003-10-31 | 2007-04-10 | Via Technolgoies, Inc. | Power-saving control circuitry of electronic device and operating method thereof |
US7327647B2 (en) * | 2003-10-31 | 2008-02-05 | Via Technologies, Inc. | Method and apparatus for generating the wobble clock signal |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8072854B1 (en) * | 2009-03-04 | 2011-12-06 | Marvell International, Ltd. | Method and apparatus for detecting wobble defects in optical recording system |
US8315136B1 (en) | 2009-03-04 | 2012-11-20 | Marvell International Ltd. | Method and apparatus for detecting wobble defects in optical recording system |
US8526279B1 (en) | 2009-03-04 | 2013-09-03 | Marvell International Ltd. | Method and apparatus for detecting wobble defects in optical recording system |
Also Published As
Publication number | Publication date |
---|---|
CN1547215A (en) | 2004-11-17 |
CN100446128C (en) | 2008-12-24 |
TW200515130A (en) | 2005-05-01 |
TWI236018B (en) | 2005-07-11 |
US20050102577A1 (en) | 2005-05-12 |
TWI270867B (en) | 2007-01-11 |
KR100606330B1 (en) | 2006-07-31 |
CN1547210A (en) | 2004-11-17 |
TW200515118A (en) | 2005-05-01 |
JP2005135368A (en) | 2005-05-26 |
TW200515414A (en) | 2005-05-01 |
TWI295757B (en) | 2008-04-11 |
TW200515391A (en) | 2005-05-01 |
US7454663B2 (en) | 2008-11-18 |
US20050094514A1 (en) | 2005-05-05 |
US7203855B2 (en) | 2007-04-10 |
CN1292326C (en) | 2006-12-27 |
CN1542811A (en) | 2004-11-03 |
US20050097377A1 (en) | 2005-05-05 |
CN100452227C (en) | 2009-01-14 |
KR20050041853A (en) | 2005-05-04 |
CN1540464A (en) | 2004-10-27 |
US7327647B2 (en) | 2008-02-05 |
CN100470656C (en) | 2009-03-18 |
TWI302649B (en) | 2008-11-01 |
GB2407665A (en) | 2005-05-04 |
DE102004012487B4 (en) | 2014-12-04 |
GB0406506D0 (en) | 2004-04-28 |
GB2407665B (en) | 2005-12-21 |
DE102004012487A1 (en) | 2005-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20090040888A1 (en) | Method and apparatus for generating the wobble clock signal | |
JP3910986B2 (en) | Optical disk device | |
JP3808053B2 (en) | Apparatus and method for detecting sector sync signal of optical recording medium | |
US6980500B2 (en) | ATIP bit data generator and method for generating ATIP bit data in optical discs | |
KR100416588B1 (en) | Apparatus for detecting wobble defect and method thereof | |
CN1244910C (en) | Apparatus for detecting and correcting wobble error and phase ocked loop circuit using the same | |
US20060181998A1 (en) | Method and apparatus for generating a sampling clock for a burst cutting area of an optical disc | |
US20050063269A1 (en) | Optical disk driving apparatus and method, and recording medium and program used therewith | |
CN1799096B (en) | Apparatus and method for decoding data encoded in wobbled pattern of a recording medium | |
US7158465B2 (en) | Apparatus and method for detecting and correcting relative address on optical storage medium | |
US7145838B2 (en) | Method and apparatus for performing target search on optical storage disc | |
US7522492B2 (en) | Circuit and method for detecting address in pre-groove (ADIP) signal in wobble detection system of optical disc apparatus | |
KR100546313B1 (en) | Apparatus and method for detecting synchronousness of address in pre-groove for optical storage devices | |
US7397739B2 (en) | Method and apparatus for detecting position of blank area of optical disc | |
JP4389637B2 (en) | Address reproducing circuit and optical disk reproducing apparatus having the address reproducing circuit | |
KR100660836B1 (en) | Circuit and method for detecting address in pre-groove signal of wobble detection system of optical disc device | |
US8064310B2 (en) | Optical disk recording device which detects pre-pit distribution and shifts recording position accordingly | |
US7397750B2 (en) | Optical disc apparatus with rule based synchronization | |
US7835244B2 (en) | Optical disc apparatus and ADIP decoder | |
JP2004199751A (en) | Method and device for correcting error | |
JPH0877715A (en) | Demodulation device for digital recording/reproducing device | |
KR20060074683A (en) | Apparatus and method for detecting valid edge of record medium | |
KR20050001798A (en) | Circuit and method for detecting address in pre-groove signal of wobble detection system of optical disc device | |
JP2001344912A (en) | Decoder | |
JP2005071606A (en) | Data recording clock signal generator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |