US20090035957A1 - Lead frame for circuit board - Google Patents
Lead frame for circuit board Download PDFInfo
- Publication number
- US20090035957A1 US20090035957A1 US12/112,805 US11280508A US2009035957A1 US 20090035957 A1 US20090035957 A1 US 20090035957A1 US 11280508 A US11280508 A US 11280508A US 2009035957 A1 US2009035957 A1 US 2009035957A1
- Authority
- US
- United States
- Prior art keywords
- circuit board
- lead frame
- leads
- layered assembly
- perimeter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4092—Integral conductive tabs, i.e. conductive parts partly detached from the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09754—Connector integrally incorporated in the PCB or in housing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/1059—Connections made by press-fit insertion
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10742—Details of leads
- H05K2201/10886—Other details
- H05K2201/10924—Leads formed from a punched metal foil
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/06—Lamination
- H05K2203/063—Lamination of preperforated insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/16—Inspection; Monitoring; Aligning
- H05K2203/166—Alignment or registration; Control of registration
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/0052—Depaneling, i.e. dividing a panel into circuit boards; Working of the edges of circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4638—Aligning and fixing the circuit boards before lamination; Detecting or measuring the misalignment after lamination; Aligning external circuit patterns or via connections relative to internal circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the present invention relates to wiring boards, printed circuit boards and the like and to systems and methods for connecting printed circuit boards to larger components.
- Printed wiring boards or circuit boards are typically fabricated using an insulated layer of material with a conductive layer attached on each side. Circuitry is etched on the exterior conductive layer(s) using a combination of photo images and chemical etching to create the desired circuitry. Integrated circuits and many other electronic components may be added to these circuit boards and the assembled boards may be placed into packages. These circuit board packages may be used as sub assemblies and placed on other larger boards.
- End users assembling electronic packages with end castellations typically stencil solder paste onto conductive pads and place the circuit boards with end castellation onto the solder paste.
- the solder paste is heated to sufficiently reflow into a smooth solder connection between the solder pads and the end castellations.
- a number of issues arise from this process.
- Third, removal of the part for troubleshooting and/or repair requires extreme heat directed at both the top and bottom circuit card assemblies in order to bring the temperature to an adequate level to reflow the solder. Many times these temperature extremes damage the solder joints or create open or short circuits to the internal components of the electronic packages.
- U.S. Pat. No. 7,246,434 to Taylor et al. purports to describe providing an alternative attachment mechanism using standoffs integrally formed with a printed circuit board.
- the standoffs provide a gap between a printed circuit board module and the larger printed circuit board component to which the module is attached.
- the system described in the Taylor patent still relies on castellations to provide electrical connection, with all of the problems of castellations described above as well as an excessive amount of machining needed to remove material from the component under body to create the standoff.
- the present disclosure provides a method of producing a circuit board comprising using at least one lead frame having a plurality of leads. At least one circuitry layer having one or more conductive traces is provided over the at least one lead frame to produce a layered assembly. The layered assembly is then bonded and an electrical connection is made between at least one of the conductive traces and at least one of the plurality of leads. One or more of the leads are then exposed at a perimeter of the circuit board.
- the present disclosure provides a lead frame comprising a plurality of unit cells each having a perimeter and one or more leads extending inward of the perimeter.
- a face of the lead frame is configured to receive at least one circuit board layer.
- the present disclosure provides a circuit board comprising a layered assembly. At least one lead frame is embedded in the layered assembly with one or more leads of the lead frame protruding from a perimeter of the layered assembly. At least one electrical connection is provided from the one or more leads to at least one conductive trace of the layered assembly.
- the present disclosure provides a circuit board comprising connection means for connecting a component circuit board.
- the connection means comprises means for receiving one or more leads of a lead frame embedded in the component circuit board.
- the present disclosure provides a method of connecting a first circuit board to a second circuit board.
- the first circuit board comprises a layered assembly, a lead frame embedded in the layered assembly and one or more leads of the lead frame protruding from a perimeter of the layered assembly.
- the second circuit board comprises one or more contact portions configured to receive the one or more leads.
- the first circuit board is connected to the second circuit board by engaging the one or more leads with the one or more contact portions.
- FIG. 1 is substantially a plan view of a layered assembly circuit board array
- FIG. 2 is substantially an exploded view of the layered assembly of FIG. 1 ;
- FIG. 3 is substantially a view of a lead frame for forming a circuit board
- FIG. 4 substantially shows a unit cell of the lead frame of FIG. 3 ;
- FIG. 5 is substantially a view of an alternative lead frame
- FIG. 6 is substantially a flowchart of a process for forming a circuit board using a lead frame
- FIG. 7 is substantially a plan view of a dielectric layer
- FIG. 8 is substantially a plan view of a circuitry layer
- FIG. 9 is substantially a plan view of a formed circuit board unit cell
- FIG. 10 is substantially a plan view of a parent circuit board for receiving the unit cell of FIG. 9 ;
- FIG. 11 substantially shows a unit cell attached to the parent circuit board.
- FIG. 12 substantially shows a 3D rendering of the completed package with leads extending from the internal lead frame.
- a layered assembly circuit board array 10 comprising individual unit cells 17 .
- the layered assembly circuit board array 10 has a laminated structure shown in an exploded view in FIG. 2 .
- An embedded lead frame 12 is provided as an inner layer.
- Copper clad material layers 16 are used for providing the electronic circuitry.
- the copper clad material is a dielectric insulator with a conductive surface(s) applied to either or both sides.
- Dielectric materials suitable for use in the copper clad material layer 16 include FR4, Teflon, Ceramic and the like. Images of the circuitry are exposed and etched into the conductive surface(s) prior to laminating using known techniques.
- Pre-impregnated (prepreg) dielectric layers 14 are provided between the conductive layers 16 and the lead frame 12 .
- the prepreg layers 14 uses a material of similar dielectric characteristic as the copper clad material layers 16 , but has no conductive surface treatment.
- the dielectric material is impregnated with a resin used to bond the contacting layers.
- Material thickness for the prepreg layers 14 can vary depending on the specific application. In one embodiment, the thickness of the prepreg layers 14 is approximately 0.0035′′.
- FIG. 2 shows two copper clad material layers 16 and two prepreg layers 14
- a person skilled in the art will readily understand that differing numbers of copper clad material layers 16 and prepreg layers 14 may be provided.
- a single copper clad material layer 16 may be provided with a layer of prepreg material 14 provided to each side of the lead frame 12 .
- the lead frame 12 is shown in more detail in FIG. 3 .
- the lead frame 12 may start with a conductive foil, typically a copper alloy, though other conductive materials may be used, including, but not limited to copper, aluminum, brass, tin.
- the thickness of the lead frame 12 may be dependent on the application. In one embodiment, the lead frame thickness may be between 0.002′′ and 0.006′′.
- the lead frame 12 may be made by photochemical chemical etching or stamping.
- a unit cell 40 of the lead frame 12 is shown in more detail in FIG. 4 .
- the unit cell 40 has an outer perimeter 41 depicted in a square configuration, though a person skilled in the art will readily understand that alternative configurations are possible, including rectangular, hexagonal, triangular, circular and any suitable regular or irregular shape.
- the unit cell 40 of FIG. 4 depicts a quad package, i.e. the multiple lead lines 42 extend from all four sides, with twenty pins 42 in total. However, alternative configurations such as inline packages (leads extending from only one side), dual inline packages (leads extending from two sides) or combinations these are possible.
- An example of a lead frame 50 for a dual inline package is illustrated in FIG. 5 which shows leads 42 extending from a first side 51 and an opposite second side 52 of the perimeter of the unit cell.
- the unit cell 40 determines the lead spacing, or pitch 43 , of the leads.
- the lead pitch 43 may be as small as 0.020′′.
- the various material layers may be pre-machined to expose the multiple lead lines 42 of the lead frame 40 prior to stacking and bonding all layers together.
- the lead frame 12 leads are used as the device legs for the mechanical and electrical connection when installed onto an electronic circuit.
- the overall dimensions of the unit cell 40 determine the size of a printed circuit board unit made using the lead frame 12 .
- Any suitable number of unit cells 40 may be provided within the lead frame 12 .
- the lead frame 12 of FIG. 3 is shown with the same unit cell 40 replicated across the lead frame 12 .
- different unit cells may be used within a single lead frame depending on the final circuit board array 10 to be produced.
- the lead frame 12 may be provided with one or more tooling holes 35 to aid in alignment with the other layers of the circuit board during assembly.
- the lead frame 12 is provided with a predetermined number, configuration and pitch of the multiple lead line 42 .
- a layer of prepreg material 14 is placed on both sides of the lead frame 12 .
- a prepreg layer 14 is illustrated in FIG. 7 .
- the prepreg layer 14 may be pre-machined with apertures 71 so that multiple lead lines 42 of the lead frame 12 are exposed.
- the apertures 71 may be sized to expose the desired lead length for the final lead configuration requirements.
- Tooling holes 72 may be used to align the lead frame 12 , and the prepreg layer 14 . Tooling holes 72 may also be used during the pre-machining processes.
- the circuitry layer(s) 16 are provided on the prepreg layers 14 .
- a circuitry layer 16 is illustrated in FIG. 8 .
- the circuitry layers 16 may be pre-machined with apertures 81 so that the multiple lead lines 42 of the lead frame 12 are exposed in the layered assembly at the perimeter of the unit cell.
- the circuitry layers 16 may also be processed such that conductive traces 83 are formed prior to assembling the circuitry layers 16 with the prepreg layers 14 and the lead frame 12 .
- Tooling holes 82 in the circuitry layer 16 may be used to align the lead frame 12 , the prepreg layer 14 , and the circuitry layer 16 .
- the tooling holes 82 may also be used during the pre-machining processes for forming the apertures 81 .
- the layered assembly is placed into a press, which is inside a vacuum assist oven, and pressed (step 104 ).
- the layered assembly is pressed to a pressure of 350 psi.
- the assembly is then heated (step 105 ) in the oven to bond the layered assembly.
- the heating step occurs by setting the oven temperature to increase the temperature at a rate of 5-7° F./min to achieve 360° F. for a period of 50 minutes.
- the pressing of the layered assembly may continue during the heating process.
- the bonded layered assembly is then removed from the oven and press and allowed to cool (step 106 ). Holes or vias are then drilled or otherwise produced through the layered assembly at points where the inner conductive traces cross (step 107 ). These vias intersect the conductive traces which were previously etched onto the copper clad layers. Additional vias are drilled where connection between the circuitry layer and the embedded lead frame is required.
- a final plating process (step 108 ) is performed to connect all inner circuitry within the assembly. The plating process provides the electrical connection between various layers throughout the lead frame assembly including the exposed lead frame legs.
- FIG. 1 shows the final layered assembly 10 after the heating and plating processes with vias 91 for connecting the circuitry layer to the embedded lead frame. Vias 92 for interconnecting the circuitry layers, known in the art, are also shown.
- the individual unit cells 17 may then be separated from the layered assembly 10 by stamping, cutting or otherwise extracting the individual unit cells 17 from the layered assembly through the apertures 72 , 82 where the multiple lead lines 42 are exposed (step 109 ). That is, the apertures 72 , 82 define a perimeter of the bonded unit cell. This separation process cuts the leads from the lead frame 12 and produces an individual circuit board 90 , shown in FIG. 9 , having leads exposed around the perimeter of the circuit board.
- the individual circuit board 90 may be formed into an integrated circuit style of configuration by removing any unused portion of the layered assembly and by shaping the exposed multiple lead lines 42 as required, and as shown in FIG. 12 .
- the style of the package shown in FIG. 12 mimics the appearance and mounting capabilities of an Integrated Circuit.
- a final package 90 has the necessary circuitry to solder or epoxy in place discrete and active components for a functional circuit board.
- a lid attachment as is known in the art, may be optional to cover the active and populated circuit board for the final assembly, although this does not have any significance to the lead frame design.
- the final package 90 thus allows an end user to attach the printed circuit board package on a high level circuit board in a way that is similar to an integrated circuit (IC).
- IC integrated circuit
- FIG. 10 shows a circuit board 110 having contact portions 111 in the form of plated connection vias 111 for receiving the sub-component board 90 shown in FIG. 9 .
- the plated vias 111 are pre-formed with a spatial relationship determined by the size of the fully formed sub-component board 90 . Plated vias provide one form of connection means, but a person skilled in the art will readily understand that alternative connections means such as bond pads and the like may also be provided.
- a populated sub-component board 90 having components 95 provided thereon and with shaped multiple lead lines 42 extending out of the circuit board 90 from the embedded lead frame layer is press fitted into the circuit board 110 , in a similar manner as for an integrated circuit chip.
- the sub-component board 90 may additionally be secured to the circuit board 110 by other means such as soldering.
- a circuit board produced using a lead frame as described above has advantages over the prior art boards that require castellation connections.
- a sub-component board may be produced with pre-formed connection leads that can provide both electrical and mechanical connection to a parent circuit board.
Abstract
Description
- This application claims priority to U.S. provisional patent application Ser. No. 60/953,653, filed Aug. 2, 2007, and to U.S. provisional patent application Ser. No. 61/031,665 filed Feb. 26, 2008, the contents of which are herein incorporated by reference.
- The present invention relates to wiring boards, printed circuit boards and the like and to systems and methods for connecting printed circuit boards to larger components.
- Printed wiring boards or circuit boards are typically fabricated using an insulated layer of material with a conductive layer attached on each side. Circuitry is etched on the exterior conductive layer(s) using a combination of photo images and chemical etching to create the desired circuitry. Integrated circuits and many other electronic components may be added to these circuit boards and the assembled boards may be placed into packages. These circuit board packages may be used as sub assemblies and placed on other larger boards.
- In order to attach these packages to a circuit board, some form of electrical connection must be made. Typical prior art package design uses a series of plated through holes around the exterior edges called castellations. The outside edges of the boards are machined to expose half of the castellation. The overall outside dimensions of these devices coincides with the end users product layout and is soldered onto their circuit card assembly. The half castellations provide the solder joint to mechanically and electrically connect the electronic packages to the next higher level assembly. Castellations of this style are common for low cost applications and have been in use for many years.
- Problems associated with a castellation style termination are numerous for both original equipment manufacturers and their customers. Manufacturing problems include the presence of burrs from the machining process and from the process to singulate the boards from multi-board panels to produce the individual circuit card assembly. Burrs are unacceptable due to the potential of causing shorts from any loose conductive materials left on the printed circuit card assembly. Scoring and routing techniques are used to perform this depaneling process; both are inconsistent and rely on the individual operator's skill to repeat this operation consistently.
- End users assembling electronic packages with end castellations typically stencil solder paste onto conductive pads and place the circuit boards with end castellation onto the solder paste. The solder paste is heated to sufficiently reflow into a smooth solder connection between the solder pads and the end castellations. A number of issues arise from this process. First, cleaning between the two printed circuit boards is difficult due to the zero clearance interfaces between the two printed circuit boards. Second, inspection of the reflowed solder paste between the assemblies is impossible due to the limited visual access at the interface joint. Third, removal of the part for troubleshooting and/or repair requires extreme heat directed at both the top and bottom circuit card assemblies in order to bring the temperature to an adequate level to reflow the solder. Many times these temperature extremes damage the solder joints or create open or short circuits to the internal components of the electronic packages.
- U.S. Pat. No. 7,246,434 to Taylor et al. purports to describe providing an alternative attachment mechanism using standoffs integrally formed with a printed circuit board. The standoffs provide a gap between a printed circuit board module and the larger printed circuit board component to which the module is attached. However, the system described in the Taylor patent still relies on castellations to provide electrical connection, with all of the problems of castellations described above as well as an excessive amount of machining needed to remove material from the component under body to create the standoff.
- The various embodiments of the present invention may, but do not necessarily, achieve one or more of the following advantages:
- the ability to readily connect circuit boards to higher order components;
- provide a circuit board that does not rely on castellation connections;
- provide an accessible cleaning interface at the solder connection of the circuit boards;
- provide a circuit board that is easier to manufacture;
- provide a circuit board that is more reliable to manufacture; and
- provide a circuit board that is more reliable to assemble to other circuit boards.
- These and other advantages may be realized by reference to the remaining portions of the specification, claims, and abstract.
- In one aspect, the present disclosure provides a method of producing a circuit board comprising using at least one lead frame having a plurality of leads. At least one circuitry layer having one or more conductive traces is provided over the at least one lead frame to produce a layered assembly. The layered assembly is then bonded and an electrical connection is made between at least one of the conductive traces and at least one of the plurality of leads. One or more of the leads are then exposed at a perimeter of the circuit board.
- In one aspect, the present disclosure provides a lead frame comprising a plurality of unit cells each having a perimeter and one or more leads extending inward of the perimeter. A face of the lead frame is configured to receive at least one circuit board layer.
- In one aspect, the present disclosure provides a circuit board comprising a layered assembly. At least one lead frame is embedded in the layered assembly with one or more leads of the lead frame protruding from a perimeter of the layered assembly. At least one electrical connection is provided from the one or more leads to at least one conductive trace of the layered assembly.
- In one aspect, the present disclosure provides a circuit board comprising connection means for connecting a component circuit board. The connection means comprises means for receiving one or more leads of a lead frame embedded in the component circuit board.
- In one aspect, the present disclosure provides a method of connecting a first circuit board to a second circuit board. The first circuit board comprises a layered assembly, a lead frame embedded in the layered assembly and one or more leads of the lead frame protruding from a perimeter of the layered assembly. The second circuit board comprises one or more contact portions configured to receive the one or more leads. The first circuit board is connected to the second circuit board by engaging the one or more leads with the one or more contact portions.
- The above description sets forth, rather broadly, a summary of one embodiment of the present invention so that the detailed description that follows may be better understood and contributions of the present invention to the art may be better appreciated. Some of the embodiments of the present invention may not include all of the features or characteristics listed in the above summary. There are, of course, additional features of the invention that will be described below and will form the subject matter of claims. In this respect, before explaining at least one preferred embodiment of the invention in detail, it is to be understood that the invention is not limited in its application to the details of the construction and to the arrangement of the components set forth in the following description or as illustrated in the drawings. The invention is capable of other embodiments and of being practiced and carried out in various ways. Also, it is to be understood that the phraseology and terminology employed herein are for the purpose of description and should not be regarded as limiting.
-
FIG. 1 is substantially a plan view of a layered assembly circuit board array; -
FIG. 2 is substantially an exploded view of the layered assembly ofFIG. 1 ; -
FIG. 3 is substantially a view of a lead frame for forming a circuit board; -
FIG. 4 substantially shows a unit cell of the lead frame ofFIG. 3 ; -
FIG. 5 is substantially a view of an alternative lead frame; -
FIG. 6 is substantially a flowchart of a process for forming a circuit board using a lead frame; -
FIG. 7 is substantially a plan view of a dielectric layer; -
FIG. 8 is substantially a plan view of a circuitry layer; -
FIG. 9 is substantially a plan view of a formed circuit board unit cell; -
FIG. 10 is substantially a plan view of a parent circuit board for receiving the unit cell ofFIG. 9 ; and -
FIG. 11 substantially shows a unit cell attached to the parent circuit board. -
FIG. 12 substantially shows a 3D rendering of the completed package with leads extending from the internal lead frame. - In the following detailed description of the preferred embodiments, reference is made to the accompanying drawings, which form a part of this application. The drawings show, by way of illustration, specific embodiments in which the invention may be practiced. It is to be understood that other embodiments may be utilized and structural changes may be made without departing from the scope of the present invention.
- With reference to
FIG. 1 , there is shown a layered assemblycircuit board array 10 comprisingindividual unit cells 17. The layered assemblycircuit board array 10 has a laminated structure shown in an exploded view inFIG. 2 . An embeddedlead frame 12, described in more detail below, is provided as an inner layer. Copper clad material layers 16 are used for providing the electronic circuitry. The copper clad material is a dielectric insulator with a conductive surface(s) applied to either or both sides. Dielectric materials suitable for use in the copper cladmaterial layer 16 include FR4, Teflon, Ceramic and the like. Images of the circuitry are exposed and etched into the conductive surface(s) prior to laminating using known techniques. - Pre-impregnated (prepreg)
dielectric layers 14 are provided between theconductive layers 16 and thelead frame 12. The prepreg layers 14 uses a material of similar dielectric characteristic as the copper clad material layers 16, but has no conductive surface treatment. The dielectric material is impregnated with a resin used to bond the contacting layers. Material thickness for the prepreg layers 14 can vary depending on the specific application. In one embodiment, the thickness of the prepreg layers 14 is approximately 0.0035″. - While
FIG. 2 shows two copper clad material layers 16 and twoprepreg layers 14, a person skilled in the art will readily understand that differing numbers of copper clad material layers 16 andprepreg layers 14 may be provided. For example, in one embodiment, a single copper cladmaterial layer 16 may be provided with a layer ofprepreg material 14 provided to each side of thelead frame 12. - The
lead frame 12 is shown in more detail inFIG. 3 . Thelead frame 12 may start with a conductive foil, typically a copper alloy, though other conductive materials may be used, including, but not limited to copper, aluminum, brass, tin. The thickness of thelead frame 12 may be dependent on the application. In one embodiment, the lead frame thickness may be between 0.002″ and 0.006″. Thelead frame 12 may be made by photochemical chemical etching or stamping. Aunit cell 40 of thelead frame 12 is shown in more detail inFIG. 4 . Theunit cell 40 has anouter perimeter 41 depicted in a square configuration, though a person skilled in the art will readily understand that alternative configurations are possible, including rectangular, hexagonal, triangular, circular and any suitable regular or irregular shape. Extending inward from theouter perimeter 41 are multiplelead lines 42 for forming leads in the final processing stages. The number and location of themultiple lead lines 42 will depend on the final application. Theunit cell 40 ofFIG. 4 depicts a quad package, i.e. themultiple lead lines 42 extend from all four sides, with twentypins 42 in total. However, alternative configurations such as inline packages (leads extending from only one side), dual inline packages (leads extending from two sides) or combinations these are possible. An example of alead frame 50 for a dual inline package is illustrated inFIG. 5 which shows leads 42 extending from afirst side 51 and an oppositesecond side 52 of the perimeter of the unit cell. - In addition to the number and configuration of the pins, the
unit cell 40 determines the lead spacing, or pitch 43, of the leads. In one embodiment, thelead pitch 43 may be as small as 0.020″. - As will be described below, the various material layers may be pre-machined to expose the
multiple lead lines 42 of thelead frame 40 prior to stacking and bonding all layers together. Thelead frame 12 leads are used as the device legs for the mechanical and electrical connection when installed onto an electronic circuit. Thus, the overall dimensions of theunit cell 40 determine the size of a printed circuit board unit made using thelead frame 12. Any suitable number ofunit cells 40 may be provided within thelead frame 12. Thelead frame 12 ofFIG. 3 is shown with thesame unit cell 40 replicated across thelead frame 12. In one embodiment, different unit cells may be used within a single lead frame depending on the finalcircuit board array 10 to be produced. Thelead frame 12 may be provided with one or more tooling holes 35 to aid in alignment with the other layers of the circuit board during assembly. - A process for manufacturing a printed circuit board using the
lead frame 12 described above will be described with reference to theflowchart 100 ofFIG. 6 . Atstep 101, thelead frame 12 is provided with a predetermined number, configuration and pitch of the multiplelead line 42. Atstep 102, a layer ofprepreg material 14 is placed on both sides of thelead frame 12. Aprepreg layer 14 is illustrated inFIG. 7 . Theprepreg layer 14 may be pre-machined withapertures 71 so that multiplelead lines 42 of thelead frame 12 are exposed. Theapertures 71 may be sized to expose the desired lead length for the final lead configuration requirements. Tooling holes 72 may be used to align thelead frame 12, and theprepreg layer 14. Tooling holes 72 may also be used during the pre-machining processes. - Continuing the assembly process at
step 103, the circuitry layer(s) 16 are provided on the prepreg layers 14. Acircuitry layer 16 is illustrated inFIG. 8 . The circuitry layers 16 may be pre-machined withapertures 81 so that themultiple lead lines 42 of thelead frame 12 are exposed in the layered assembly at the perimeter of the unit cell. The circuitry layers 16 may also be processed such that conductive traces 83 are formed prior to assembling the circuitry layers 16 with the prepreg layers 14 and thelead frame 12. Tooling holes 82 in thecircuitry layer 16 may be used to align thelead frame 12, theprepreg layer 14, and thecircuitry layer 16. The tooling holes 82 may also be used during the pre-machining processes for forming theapertures 81. - Multiple prepreg and circuitry layers can be used as required depending on the complexity of the final circuit.
- Once all layers are assembled, the layered assembly is placed into a press, which is inside a vacuum assist oven, and pressed (step 104). In one embodiment, the layered assembly is pressed to a pressure of 350 psi. The assembly is then heated (step 105) in the oven to bond the layered assembly. In one embodiment, the heating step occurs by setting the oven temperature to increase the temperature at a rate of 5-7° F./min to achieve 360° F. for a period of 50 minutes. The pressing of the layered assembly may continue during the heating process.
- The bonded layered assembly is then removed from the oven and press and allowed to cool (step 106). Holes or vias are then drilled or otherwise produced through the layered assembly at points where the inner conductive traces cross (step 107). These vias intersect the conductive traces which were previously etched onto the copper clad layers. Additional vias are drilled where connection between the circuitry layer and the embedded lead frame is required. After the vias are formed, a final plating process (step 108) is performed to connect all inner circuitry within the assembly. The plating process provides the electrical connection between various layers throughout the lead frame assembly including the exposed lead frame legs.
FIG. 1 shows the finallayered assembly 10 after the heating and plating processes withvias 91 for connecting the circuitry layer to the embedded lead frame.Vias 92 for interconnecting the circuitry layers, known in the art, are also shown. - The
individual unit cells 17 may then be separated from the layeredassembly 10 by stamping, cutting or otherwise extracting theindividual unit cells 17 from the layered assembly through theapertures multiple lead lines 42 are exposed (step 109). That is, theapertures lead frame 12 and produces anindividual circuit board 90, shown inFIG. 9 , having leads exposed around the perimeter of the circuit board. Theindividual circuit board 90 may be formed into an integrated circuit style of configuration by removing any unused portion of the layered assembly and by shaping the exposedmultiple lead lines 42 as required, and as shown inFIG. 12 . The style of the package shown inFIG. 12 mimics the appearance and mounting capabilities of an Integrated Circuit. - A
final package 90 has the necessary circuitry to solder or epoxy in place discrete and active components for a functional circuit board. A lid attachment, as is known in the art, may be optional to cover the active and populated circuit board for the final assembly, although this does not have any significance to the lead frame design. Thefinal package 90 thus allows an end user to attach the printed circuit board package on a high level circuit board in a way that is similar to an integrated circuit (IC). -
FIG. 10 shows acircuit board 110 havingcontact portions 111 in the form of platedconnection vias 111 for receiving thesub-component board 90 shown inFIG. 9 . The plated vias 111 are pre-formed with a spatial relationship determined by the size of the fully formedsub-component board 90. Plated vias provide one form of connection means, but a person skilled in the art will readily understand that alternative connections means such as bond pads and the like may also be provided. InFIG. 11 , a populatedsub-component board 90 havingcomponents 95 provided thereon and with shaped multiplelead lines 42 extending out of thecircuit board 90 from the embedded lead frame layer is press fitted into thecircuit board 110, in a similar manner as for an integrated circuit chip. Thesub-component board 90 may additionally be secured to thecircuit board 110 by other means such as soldering. - As will be appreciated from the foregoing, a circuit board produced using a lead frame as described above has advantages over the prior art boards that require castellation connections. In particular, a sub-component board may be produced with pre-formed connection leads that can provide both electrical and mechanical connection to a parent circuit board.
- Although the description above contains many specifications, these should not be construed as limiting the scope of the invention but as merely providing illustrations of some of the embodiments of this invention. Thus, the scope of the invention should be determined by the appended claims and their legal equivalents rather than by the examples given.
Claims (17)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/112,805 US8365397B2 (en) | 2007-08-02 | 2008-04-30 | Method for producing a circuit board comprising a lead frame |
PCT/US2008/071953 WO2009038884A1 (en) | 2007-08-02 | 2008-08-01 | Lead frame for circuit board |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US95365307P | 2007-08-02 | 2007-08-02 | |
US3166508P | 2008-02-26 | 2008-02-26 | |
US12/112,805 US8365397B2 (en) | 2007-08-02 | 2008-04-30 | Method for producing a circuit board comprising a lead frame |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090035957A1 true US20090035957A1 (en) | 2009-02-05 |
US8365397B2 US8365397B2 (en) | 2013-02-05 |
Family
ID=40338570
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/112,805 Expired - Fee Related US8365397B2 (en) | 2007-08-02 | 2008-04-30 | Method for producing a circuit board comprising a lead frame |
Country Status (2)
Country | Link |
---|---|
US (1) | US8365397B2 (en) |
WO (1) | WO2009038884A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010126160A1 (en) * | 2009-04-27 | 2010-11-04 | Yazaki Corporation | Wiring substrate and method for manufacturing wiring substrate |
US8491315B1 (en) * | 2011-11-29 | 2013-07-23 | Plastronics Socket Partners, Ltd. | Micro via adapter socket |
CN114496963A (en) * | 2021-12-30 | 2022-05-13 | 合肥鑫丰科技有限公司 | Chip packaging structure using flexible substrate |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4649461A (en) * | 1983-12-28 | 1987-03-10 | Alps Electric Co., Ltd. | Grounding construction for multilayer printed circuit boards |
US4845313A (en) * | 1985-07-22 | 1989-07-04 | Tokyo Communication Equipment Co., Ltd. | Metallic core wiring substrate |
GB2237144A (en) * | 1989-10-06 | 1991-04-24 | Cabot Corp | Multilayered leadframe with interdigitated leads |
US5223676A (en) * | 1989-11-27 | 1993-06-29 | The Furukawa Electric Co., Ltd. | Composite circuit board having means to suppress heat diffusion and manufacturing method of the same |
US5266912A (en) * | 1992-08-19 | 1993-11-30 | Micron Technology, Inc. | Inherently impedance matched multiple integrated circuit module |
US5818102A (en) * | 1995-12-29 | 1998-10-06 | Lsi Logic Corporation | System having integrated circuit package with lead frame having internal power and ground busses |
US7159311B2 (en) * | 1998-04-10 | 2007-01-09 | Micron Technology, Inc. | Method of making an interposer with contact structures |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3714370A (en) | 1972-01-24 | 1973-01-30 | North American Rockwell | Plastic package assembly for electronic circuit and process for producing the package |
US5147210A (en) | 1988-03-03 | 1992-09-15 | Western Digital Corporation | Polymer film interconnect |
US5173766A (en) | 1990-06-25 | 1992-12-22 | Lsi Logic Corporation | Semiconductor device package and method of making such a package |
JPH06244355A (en) | 1993-02-15 | 1994-09-02 | Tetsuya Hojo | Forming for pin hold part in lead frame, resin leakage-preventive part, and heat sink fixing part in ic |
JP3247384B2 (en) | 1994-03-18 | 2002-01-15 | 日立化成工業株式会社 | Semiconductor package manufacturing method and semiconductor package |
JPH0823042A (en) | 1994-07-07 | 1996-01-23 | Fujitsu Ltd | Semiconductor device, its manufacture and mold used for it |
US6468830B1 (en) | 1998-01-26 | 2002-10-22 | Tessera, Inc. | Compliant semiconductor package with anisotropic conductive material interconnects and methods therefor |
US6130473A (en) | 1998-04-02 | 2000-10-10 | National Semiconductor Corporation | Lead frame chip scale package |
US6617671B1 (en) | 1999-06-10 | 2003-09-09 | Micron Technology, Inc. | High density stackable and flexible substrate-based semiconductor device modules |
US20030006055A1 (en) | 2001-07-05 | 2003-01-09 | Walsin Advanced Electronics Ltd | Semiconductor package for fixed surface mounting |
US6664615B1 (en) | 2001-11-20 | 2003-12-16 | National Semiconductor Corporation | Method and apparatus for lead-frame based grid array IC packaging |
US6989295B1 (en) | 2002-01-09 | 2006-01-24 | Bridge Semiconductor Corporation | Method of making a semiconductor package device that includes an insulative housing with first and second housing portions |
US6747341B2 (en) | 2002-06-27 | 2004-06-08 | Semiconductor Components Industries, L.L.C. | Integrated circuit and laminated leadframe package |
US6768186B2 (en) | 2002-10-15 | 2004-07-27 | Semiconductor Components Industries, L.L.C. | Semiconductor device and laminated leadframe package |
US7190062B1 (en) | 2004-06-15 | 2007-03-13 | Amkor Technology, Inc. | Embedded leadframe semiconductor package |
US7008825B1 (en) | 2003-05-27 | 2006-03-07 | Amkor Technology, Inc. | Leadframe strip having enhanced testability |
US7246434B1 (en) | 2004-10-11 | 2007-07-24 | Pericom Semiconductor Corp. | Method of making a surface mountable PCB module |
US20070200210A1 (en) | 2006-02-28 | 2007-08-30 | Broadcom Corporation | Methods and apparatus for improved thermal performance and electromagnetic interference (EMI) shielding in integrated circuit (IC) packages |
-
2008
- 2008-04-30 US US12/112,805 patent/US8365397B2/en not_active Expired - Fee Related
- 2008-08-01 WO PCT/US2008/071953 patent/WO2009038884A1/en active Application Filing
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4649461A (en) * | 1983-12-28 | 1987-03-10 | Alps Electric Co., Ltd. | Grounding construction for multilayer printed circuit boards |
US4845313A (en) * | 1985-07-22 | 1989-07-04 | Tokyo Communication Equipment Co., Ltd. | Metallic core wiring substrate |
GB2237144A (en) * | 1989-10-06 | 1991-04-24 | Cabot Corp | Multilayered leadframe with interdigitated leads |
US5223676A (en) * | 1989-11-27 | 1993-06-29 | The Furukawa Electric Co., Ltd. | Composite circuit board having means to suppress heat diffusion and manufacturing method of the same |
US5266912A (en) * | 1992-08-19 | 1993-11-30 | Micron Technology, Inc. | Inherently impedance matched multiple integrated circuit module |
US5818102A (en) * | 1995-12-29 | 1998-10-06 | Lsi Logic Corporation | System having integrated circuit package with lead frame having internal power and ground busses |
US7159311B2 (en) * | 1998-04-10 | 2007-01-09 | Micron Technology, Inc. | Method of making an interposer with contact structures |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010126160A1 (en) * | 2009-04-27 | 2010-11-04 | Yazaki Corporation | Wiring substrate and method for manufacturing wiring substrate |
US9089053B2 (en) | 2009-04-27 | 2015-07-21 | Yazaki Corporation | Method for manufacturing wiring substrate |
US8491315B1 (en) * | 2011-11-29 | 2013-07-23 | Plastronics Socket Partners, Ltd. | Micro via adapter socket |
CN114496963A (en) * | 2021-12-30 | 2022-05-13 | 合肥鑫丰科技有限公司 | Chip packaging structure using flexible substrate |
Also Published As
Publication number | Publication date |
---|---|
WO2009038884A1 (en) | 2009-03-26 |
US8365397B2 (en) | 2013-02-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9089082B2 (en) | Printed circuit board with embedded component and method for manufacturing same | |
KR100688769B1 (en) | Embedded chip print circuit board and method for fabricating the same by means of plating | |
US7748115B2 (en) | Method of forming a circuit board | |
US20130044448A1 (en) | Method for Mounting a Component to an Electric Circuit Board, Electric Circuit Board and Electric Circuit Board Arrangement | |
WO2010007704A1 (en) | Flex-rigid wiring board and electronic device | |
US9247646B2 (en) | Electronic component built-in substrate and method of manufacturing the same | |
CN101128091A (en) | Component-embedded multilayer printed wiring board and manufacturing method thereof | |
TWI466606B (en) | Printed circuit board having buried component and method for manufacturing same | |
KR20060050532A (en) | Multilayer wiring board and process for fabricating a multilayer wiring board | |
US20140085833A1 (en) | Chip packaging substrate, method for manufacturing same, and chip packaging structure having same | |
CN106879188B (en) | A kind of production method and circuit board of built-in component type circuit board | |
CN103871996A (en) | Package structure and manufacturing method thereof | |
US20200120805A1 (en) | Embedded circuit board and method of making same | |
US8365397B2 (en) | Method for producing a circuit board comprising a lead frame | |
US9693459B2 (en) | Circuit board assembly and method of manufacturing same | |
EP0574207A2 (en) | Multilayer printed circuit board and method for manufacturing the same | |
JP2008016651A (en) | Component built-in wiring board and its manufacturing method | |
KR20150059086A (en) | Chip Embedded Board And Method Of Manufacturing The Same | |
WO2008117213A2 (en) | An assembly of at least two printed circuit boards and a method of assembling at least two printed circuit boards | |
JPH11284342A (en) | Package and manufacture thereof | |
JP2004259904A (en) | Circuit board of electronic circuit device and method of manufacturing the same | |
JP2009129933A (en) | Multilayer printed wiring board and method of manufacturing the same | |
JPH0964542A (en) | Multilayered printed wiring board | |
RU2574290C1 (en) | Fabrication of sandwiched pcbs | |
WO2021211577A1 (en) | Board edge electrical contact structures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: EM RESEARCH, INC., NEVADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GARRISON, MARK;REEL/FRAME:020966/0457 Effective date: 20080508 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20210205 |