US20090033378A1 - Programmable frequency multiplier - Google Patents
Programmable frequency multiplier Download PDFInfo
- Publication number
- US20090033378A1 US20090033378A1 US11/830,445 US83044507A US2009033378A1 US 20090033378 A1 US20090033378 A1 US 20090033378A1 US 83044507 A US83044507 A US 83044507A US 2009033378 A1 US2009033378 A1 US 2009033378A1
- Authority
- US
- United States
- Prior art keywords
- signal
- frequency
- output
- component
- receive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
Definitions
- This invention relates to a device and method for performing frequency multiplication which exhibits low phase noise. More particularly, the present invention provides for programmable frequency multiplication by using an array of Complex Frequency Shifters (CFS's) in combination with signal routing controlled by the an array of programmable switches.
- CFS's Complex Frequency Shifters
- Frequency multipliers along with frequency dividers are among the very essential building blocks in frequency generation and synthesis devices and are extensively used in these and many other applications.
- Signal sources with very low phase noise are increasingly more in demand as the frequencies utilized by such devices continue to increase along with the overall performance requirements.
- the jitter of the clock caused by phase noise limits the achievable signal-to-noise ratio “SNR” in high speed ADCs/DACs. Reducing the clock jitter improves the achievable performance and allows higher frequency operation in demanding applications. This is one example among many where a low noise frequency multiplier allows for improved operating performance.
- frequency multipliers Numerous types of frequency multipliers are known in the art (e.g., frequency doublers), and include both analog and digital based devices. Generally speaking, analog multipliers have some advantages over digital multipliers in that they can operate at higher frequencies, achieve higher multiplication ratios, have lower phase noise and lower broadband noise, and consume less power. Analog multipliers can typically be divided in two categories: direct analog multipliers and the multipliers based on multiplying phase-lock loops or other schemes employing closed loop feedback systems or injection-locking mechanisms. As explained in detail below, the present invention falls within the category of direct analog multipliers.
- Direct analog multipliers can further be divided into multipliers based on parametric nonlinearities of components, for instance nonlinear conductance or capacitive reactance and those using multiplying devices, such as mixers.
- Discrete circuits using nonlinearities of components such as diodes or transistors have been extensively used in the prior art, but typically need to be tuned to a specific frequency range or spectral component and are narrow-band.
- Mixer-based multipliers are a more systematic way of performing frequency multiplication, and provide wider bandwidth capabilities and have potential for larger multiplication ratios.
- the device includes a mixer 10 which serves as a multiplier of the input signal cos( ⁇ t) present at input 14 with itself and thereby up-converts the frequency to a double frequency cos(2 ⁇ t) at the output 12 .
- the amplitude of the up-converted signal is 1 ⁇ 2 of the input amplitude representing a 6 dB loss.
- the multiplication in mixer 10 is a double sideband conversion (DSB), meaning the multiplication also generates another sideband, a DC component in this case (term 1 ⁇ 2 at the output 12 ).
- This term is not desired because it burdens the dynamic range of the mixer 10 resulting in reduced converted signal level and consequently reduced signal to noise ratio (SNR).
- SNR signal to noise ratio
- the DSB conversion will exhibit a 3 dB lower SNR because only one of the two converted sidebands is used while the other one is wasted, i.e. half of the converted power is lost, resulting in a 3 dB SNR reduction. This loss of SNR adds to other circuit implementation losses and of course can not be recovered by any amount of post-mixer gain.
- FIG. 2 Another prior art multiplier circuit is illustrated in the block diagram of FIG. 2 .
- the device includes a cascade of doublers each of which contains a mixer 10 .
- the device achieves a frequency multiplication by a factor of 2 n , where n represents the number of frequency doublers (i.e., mixers).
- mixer 10 is driven with signals in phase quadrature, as one of the signals coupled to the mixer is output by a quadrature splitting circuit 30 . Multiplying the quadrature signals results in a product with no DC content at the output thereby improving the dynamic range.
- n represents the number of frequency doublers
- the quadrature splitting circuit 30 needs to be repeated in every stage, adding to the complexity and reducing the bandwidth (BW) of the system.
- the BW is reduced because the quadrature splitting circuits 30 are effectively connected in series with each other, resulting in a reduction of the aggregate BW compared with a BW of a single quadrature splitter. Since the frequency is different (i.e., doubled) at every stage, the quadrature splitter 30 at each stage is different from the other stages, and needs to be designed and tuned to a different frequency thus complicating the design and manufacturing of the device.
- Another drawback of this circuit is the loss of SNR due to DSB conversion, which increases the SNR degradation from stage to stage by 3 dB, as compared with SSB conversion.
- Another objective of the present invention is to provide the output quadrature components I and Q of the multiplied signal for use as a source of quadrature signals to be utilized by other components in the system.
- Yet another objective of the present invention is to provide a programmable frequency multiplier method and apparatus which provides for fast acquisition of the input signal and provides the in-phase and quadrature components of the output multiplied signal with minimal delay, using little or no filtering thus not slowing down the acquisition and multiplication process.
- ICs integrated circuits
- CFS's Complex Frequency Shifters
- n) stage of the second series is configured to receive a (h ⁇ 1) th output signal in the second series from a (h ⁇ 1) th CFS of the second series and a h th selected signal from a h th switch and to output a h th output signal in the second series.
- the programmable frequency multiplier device of the present invention provides a low noise device suitable for IC integration and capable of covering extremely wide frequency range from near DC to near maximum frequency of operation of active devices (e.g. close to a transition frequency f T of IC processes) in the multi-GHz range, thus offering significant performance advantages in frequency synthesis as a reference signal, stand-alone LO signal source or a low jitter clock for ADCs or DACs in many applications ranging from high speed digital communications in CATV to wireless communications and other modern consumer and commercial electronics devices.
- FIG. 1 is a block diagram of a first prior art frequency multiplication circuit.
- FIG. 2 is a block diagram of a second prior art frequency multiplication circuit.
- FIG. 3 a is an exemplary block diagram of an embodiment of a complex frequency shifter “CFS” in accordance with the present invention.
- FIG. 3 b is a simplified block diagram of the CFS multiplier illustrated in FIG. 3 a.
- FIG. 4 is an exemplary block diagram of a first embodiment in accordance with the present invention.
- FIG. 5 is an exemplary block diagram of a frequency doubler circuit in accordance with the present invention.
- FIG. 3 a is an exemplary block diagram of the complex frequency shifter (CFS) 40 utilized in the present invention.
- the CFS circuit 40 provides a sum of two frequencies.
- a first complex signal having the in-phase component cos( ⁇ 1 t) and the quadrature component sin( ⁇ 1 t) is applied to the input port 2 and 3 of the CFS 40 , respectively
- a second complex signal having the in-phase component cos( ⁇ 2 t) and the quadrature component sin( ⁇ 2 t) is applied to the input ports 4 and 5 of the CFS 40 , respectively
- the CFS circuit 40 performs frequency summation and provides at the output ports the sum output signal with a sum frequency ⁇ 1 + ⁇ 2 .
- the sum output signal is also complex, having two components in phase and quadrature, i.e., cos( ⁇ 1 + ⁇ 2 )t and sin( ⁇ 1 + ⁇ 2 )t.
- the CFS circuit 40 includes four individual multipliers 62 , 63 , 64 and 65 , wherein the multipliers 62 and 65 are configured to receive a first component 71 of a first input signal, and the multipliers 63 and 64 are configured to receive a second component 72 of a second input signal. Further, the multipliers 62 and 64 are configured to receive a first component 74 of the second input signal, and the multipliers 63 and 65 are configured to receive a second component 75 of the second input signal.
- the first component 71 of the first input signal and the second component 72 of the first input signal may be cos( ⁇ 1 t) and sin( ⁇ 1 t), respectively, and the first component 74 of the second input signal and the second component 75 of the second input signal may be cos( ⁇ 2 t) and sin( ⁇ 2 t), respectively.
- the outputs of multipliers 62 and 63 are coupled to a first summer circuit 8 and the outputs of multipliers 64 and 65 are coupled to a second summer circuit 9 .
- the outputs of the summers 8 and 9 represent the output of the CFS 40 .
- the summers may operate as an adder and/or subtracter. It is also noted that other circuit configurations can also be utilized to implement the functionality of the CFS 40 .
- the CFS 40 is configured to perform a complex up-conversion to the upper sideband “USB.” In other words, to produce the sum of the two input frequencies, which is determined by the polarity choice of the signal of summer circuits 8 and 9 .
- the summer 8 provides the difference signal
- the summer 9 provides the sum signal as shown in FIG. 3 a .
- the CFS 40 has two pairs of complex inputs (i.e., inputs ( 2 and 3 ) and ( 4 and 5 )) and one pair of complex output (outputs 6 and 7 ). Each complex input consists of a pair of ports: the in-phase I port and the quadrature Q port.
- the complex output port also consists of an I port ( 6 ) and a Q port ( 7 ).
- the first complex input is at ports 2 and 3 , where port 2 is the I input port and port 3 is Q input port.
- the second complex input is at ports 4 and 5 , port 4 being the I input port and port 5 the Q input port.
- the complex output consists of port 6 , the I output, and of port 7 , the Q output.
- the frequency summation by the CFS 40 is realized by connecting the input ports 2 and 3 of the CFS 40 to the first input signal and the other pair of input ports 4 and 5 to the second input signal, respectively, as shown in FIG. 3 a .
- the CFS 40 of the given embodiment utilizes two input signals in quadrature to operate. These signals are provided from an external source to the circuit.
- a first complex signal having the in-phase component cos( ⁇ 1 t) and the quadrature component sin( ⁇ 1 t) and a second complex signal having the in-phase component cos( ⁇ 2 t) and the quadrature component sin( ⁇ 2 t) are applied to the input ports of the CFS circuit 40 of FIG.
- the circuit CFS 40 performs frequency summation and at the output ports provides the output having the sum frequency ⁇ 1 + ⁇ 2 .
- the summed output signal is also complex and has two components: the in-phase multiplied signal cos( ⁇ 1 + ⁇ 2 )t at port 6 and the quadrature multiplied signal sin( ⁇ 1 + ⁇ 2 )t at port 7 .
- the summed signal at the output of the CFS circuit 40 can also be expressed in a complex form:
- Equations (1), (2) and (3) express the canonical operation of the CFS circuit 40 , which takes the input complex signals e j ⁇ 1t and e j ⁇ 2t , operates on its argument and delivers the summation complex signal e j( ⁇ 1+ ⁇ 2)t at the output.
- the magnitude of the output signal is unity, equal to that of the input, representing a property of unity gain of the CFS circuit 40 .
- the real and imaginary components of the output complex signal in Eq. (3), representing the in-phase I and the quadrature Q components of the multiplied output, are in quadrature.
- the phases of the output components with respect to each other and with respect to the input signals are defined per Eqs.
- the output signal at port 6 providing the output's real component cos( ⁇ 1 + ⁇ 2 )t is in-phase (0°) with respect to the input in-phase component cos( ⁇ 1 t); and the signal at output port 7 of sin( ⁇ 1 + ⁇ 2 )t lags behind the in-phase signal at port 6 by 90°.
- a small phase delay of the output signal with respect to the input signals will occur due to the propagation delay time ⁇ through the circuit.
- the quadrature components at the output of the CFS circuit 40 represents a powerful feature of the present invention. More specifically, the I and Q quadrature components of the multiplied signal may be utilized as a quadrature source for other elements contained within the system.
- the quadrature signal output by the CFS circuit 40 can be used to drive an I, Q modulator stage in a transmitter application, or an I, Q demodulator in a receiver application as a quadrature local oscillator (LO), replacing the often utilized poly-phase filters commonly used to derive quadrature components.
- LO quadrature local oscillator
- low harmonic content with the present invention circuit will result in low radiated and conducted EMI emissions advantageous in reducing or eliminating unwanted signal coupling or ingress into other circuits in densely populated designs, such as in monolithic ICs.
- FIG. 3 b is a simplified representation of the CFS circuit shown in FIG. 3 a , depicting the basic summation property of the CFS circuit 40 in a simplified manner.
- the mixer and summer circuits of the CFS circuit are represented as a box labeled “CFS” 40 .
- the complex input and output ports, consisting of two ports each in FIG. 3 a are represented with a single line for the purpose of simplification in the diagram of FIG. 3 b .
- each of the lines 73 , 76 and 79 represents a complex single line, consisting of two different signal lines, the in-phase or cosine and the quadrature or sine signal line, each connected to the corresponding I, Q port pair of the CFS circuit 40 of FIG. 3 a .
- the plus signs inside the box 40 indicate that the frequencies at the corresponding ports are added at the output. As shown, the input frequency f 1 at the input 73 and f 2 at the input 76 are added to f 1 +f 2 at the output 79 .
- the quadrature signal can also be utilized in conjunction with the direct cascading of multiple CFS 40 stages, for example, as shown in FIG. 4 , which is an example of a first embodiment of the present invention, to obtain arbitrary multiplication factors.
- a cascaded configuration can be utilized, for example, in a synthesizer application as an LO signal.
- the quadrature phase relationship is preserved in the cascaded CFS configuration from stage to stage, i.e. the quadrature relationship “propagates” through the system and need not be recreated again anywhere within the chain.
- the cascading can be easily accomplished by simply connecting the output ports of one stage to the corresponding input ports of the next stage.
- the cascaded configuration is obtained by connecting the complex output port ( 6 , 7 ) of a first CFS to the input complex ports ( 2 , 3 and 4 , 5 ) of the next stage (i.e., a second CFS) and so on. It is noted that the cascaded configuration shown in FIG. 4 utilizes the simplified block diagram of the present invention CFS as shown in FIG. 3 b.
- FIG. 4 is an exemplary block diagram of a programmable frequency multiplication device 100 .
- the programmable frequency multiplication device 100 comprises a frequency doubler section 102 , a selector section 104 and a frequency summation section 106 .
- a first series of CFS's 41 - 1 , 41 - 2 , . . . , 41 - n is provided as the frequency doubler section.
- CFS circuit 40 shown in FIG. 3 a may be used as one of the first series of CFS's.
- the 0 th switch, a primary switch 50 - 0 is configured to receive the input signal 120 and a predetermined signal, for example a DC signal 140 .
- the input signal 120 directed to the primary switch 50 - 0 has a frequency f in , and may be output from the frequency doubler section 102 by bypassing the CFS's.
- the primary switch 50 - 0 may select between the input signal 120 and the DC signal 140 by a control signal 130 so as to output either of them as a primary selected signal.
- the m th switch is configured to select the m th output signal or the DC signal 140 by a control signal 130 so as to output either of them as a m th selected signal.
- the control signal 130 is provided via a control bus line 135 and is programmable so as to determine which switches should output the signals from the CFS in the first series.
- the selected signals from each of the switches are directed to the frequency summation section 106 , which in the given embodiment comprises a second series of CFS's, to sum the selected signals.
- the primary selected signal 145 - 0 may be coupled to the first input complex ports ( 2 , 3 ) of the CFS 42 - 1 and the first selected signal 145 - 1 may be coupled to the second input complex ports ( 4 , 5 ) (or vice versa), and the output signal 155 - 1 from the first CFS 42 - 1 is a multiplication of the first selected signal 145 - 1 and the output signal 155 - 1 .
- CFS circuit 40 shown in FIG. 3 a may be used for the second series of CFS's.
- a frequency of the output signal 160 of the programmable frequency multiplication device 100 can be described as:
- m k in the equation (4) represents the switching status of k th switch and is programmable by, for example, the programmable control signal 130 , the multiplication factor of the frequency multiplication device 100 is programmable. It is noted that the entire circuit or the part of circuit of the device 100 may be integrated in an IC.
- a reduced complexity frequency doubler circuit 90 comprises a first multiplier 67 having a first input port and a second input port and a second multiplier 68 having a first input port and a second input port.
- the first component 81 of the input signal represented by cos( ⁇ t) is directed to the first input port and the second input port of the first multiplier 67 .
- the second component 82 of the input signal represented by sin( ⁇ t), is directed to the first port of the second multiplier 68 and the first component 81 of the input signal is directed to the second port of the second multiplier 68 .
- the multipliers 67 and 68 output signals cos(2 ⁇ t) and sin(2 ⁇ t), respectively.
- the circuit 90 may operate as a frequency doubler and thus may reduce the complexity of the programmable frequency multiplier 100 by replacing at least one of the CFS's in the first CFS series.
- the acquisition of the multiplication signal and subsequent delivery of the multiplied signals at the output of both the in-phase and quadrature components is very fast, on the order of the propagation delay time ⁇ through the circuit.
- the time delay ⁇ can be extremely small. For example, with f T of 25 GHz, the delay ⁇ is on the order of a few tens of picoseconds.
- the fast response of the CFS circuit 40 is possible because there are no other delay mechanisms (such as filter delays or similar) in the circuit besides the core delay ⁇ to slow the signal down, as is the case with some prior art solutions.
- the quadrature components I and Q of the multiplied signal of CFS circuit 40 will be generated and provided at the output very fast, substantially instantaneously upon application of the input signal (to the extent of the speed of generation and availability of the quadrature signals at the input) incurring only minimum delay equal to the propagation delay ⁇ . This is a valuable feature for applications requiring very fast frequency hopping, such as in spread-spectrum systems and other fast signal switching applications.
- the output noise in the CFS circuit 40 is a function of the following factors: the noise figures of the input ports, the magnitude of the signal levels applied to these ports and the effects of the multiplication process.
- the CFS circuit's close-in phase-noise is governed by the close-in flicker noise of the mixers, while the broadband noise of the CFS circuit is governed by the noise figure of the mixers.
- Particularly suitable mixers providing low noise and high signal level capability for use in the present invention include, but are not limited to, analog or RF types such as single or double-balanced mixers with diodes or active-switches, and Gilbert-cell based mixers.
- phase noise increases the noise. For example, frequency doubling increases the phase noise voltage by a factor of 2 (this is because doubling of the frequency also doubles the index of phase modulation caused by noise, thus doubling the noise voltage) which translates to 4 times or 6 dB of the phase noise power increase.
- the phase noise in general represents only half of the broadband noise power and the other half is the amplitude noise. Due to a signal limiting that may occur in the present invention frequency multiplier, some of the amplitude noise may be converted to phase noise, making the phase noise dominant.
- the output noise is dominated by the noise power of the first stage in the cascaded chain which gets multiplied by the square of the cascade's frequency multiplication ratio.
- the present invention provides numerous advantages over prior art frequency multiplier circuits. Most importantly, the present invention provides a circuit which provides for low noise frequency multiplication by a large (or small) ratio (i.e., multiplication factor) for use, for example, to generate high-frequency low-jitter clock signals. Importantly, the circuit provides for both low phase noise and low broadband noise.
- the present invention provides a frequency multiplier where the multiplication factor can be programmed so as to obtain arbitrary integer factors.
- Another advantage associated with the present invention is that it provides a frequency multiplier method and apparatus which achieves very wide frequency range of operation from low frequencies near DC to very high frequencies close to the transition frequency f T of the active devices utilized.
- Another advantage of the present invention is that it provides a frequency multiplier method and apparatus which simplifies cascading of multiple stages by directly interconnecting the cascade stages without the need for additional circuitry to achieve higher multiplication ratios.
- Yet another advantage of the present invention is that it provides the output quadrature components I and Q of the multiplied signal for use as a source of quadrature signals to be utilized by other component in the system.
- Yet another advantage of the present invention is that it provides a frequency multiplier method and apparatus which provides for fast acquisition of the input signal and provides the in-phase and quadrature components of the output multiplied signal with minimal delay, using little or no filtering thus not slowing down the acquisition and multiplication process.
- Yet another advantage of the present invention is that it provides a frequency multiplier method and apparatus which achieves low radiated and conducted EMI emissions in order to reduce unwanted signal coupling or ingress into other circuits in densely populated designs, such as in monolithic ICs.
Abstract
Description
- U.S. patent application Ser. No. 11/737,384 filed on Apr. 19, 2007, which is entitled “BROADBAND LOW NOISE COMPLEX FREQUENCY MULTIPLIERS”, is herein incorporated by reference.
- 1. Field of the Invention
- This invention relates to a device and method for performing frequency multiplication which exhibits low phase noise. More particularly, the present invention provides for programmable frequency multiplication by using an array of Complex Frequency Shifters (CFS's) in combination with signal routing controlled by the an array of programmable switches.
- 2. Background of the Related Art
- Frequency multipliers along with frequency dividers are among the very essential building blocks in frequency generation and synthesis devices and are extensively used in these and many other applications. Signal sources with very low phase noise are increasingly more in demand as the frequencies utilized by such devices continue to increase along with the overall performance requirements. For example, the jitter of the clock caused by phase noise limits the achievable signal-to-noise ratio “SNR” in high speed ADCs/DACs. Reducing the clock jitter improves the achievable performance and allows higher frequency operation in demanding applications. This is one example among many where a low noise frequency multiplier allows for improved operating performance.
- Numerous types of frequency multipliers are known in the art (e.g., frequency doublers), and include both analog and digital based devices. Generally speaking, analog multipliers have some advantages over digital multipliers in that they can operate at higher frequencies, achieve higher multiplication ratios, have lower phase noise and lower broadband noise, and consume less power. Analog multipliers can typically be divided in two categories: direct analog multipliers and the multipliers based on multiplying phase-lock loops or other schemes employing closed loop feedback systems or injection-locking mechanisms. As explained in detail below, the present invention falls within the category of direct analog multipliers.
- Direct analog multipliers can further be divided into multipliers based on parametric nonlinearities of components, for instance nonlinear conductance or capacitive reactance and those using multiplying devices, such as mixers. Discrete circuits using nonlinearities of components such as diodes or transistors have been extensively used in the prior art, but typically need to be tuned to a specific frequency range or spectral component and are narrow-band. Mixer-based multipliers are a more systematic way of performing frequency multiplication, and provide wider bandwidth capabilities and have potential for larger multiplication ratios.
- A typical mixer-based frequency doubler circuit of the prior art is shown in the block diagram of
FIG. 1 . Referring toFIG. 1 , the device includes amixer 10 which serves as a multiplier of the input signal cos(ωt) present atinput 14 with itself and thereby up-converts the frequency to a double frequency cos(2ωt) at theoutput 12. The amplitude of the up-converted signal is ½ of the input amplitude representing a 6 dB loss. The multiplication inmixer 10 is a double sideband conversion (DSB), meaning the multiplication also generates another sideband, a DC component in this case (term ½ at the output 12). This term is not desired because it burdens the dynamic range of themixer 10 resulting in reduced converted signal level and consequently reduced signal to noise ratio (SNR). When compared with a single sideband conversion (SSB), the DSB conversion will exhibit a 3 dB lower SNR because only one of the two converted sidebands is used while the other one is wasted, i.e. half of the converted power is lost, resulting in a 3 dB SNR reduction. This loss of SNR adds to other circuit implementation losses and of course can not be recovered by any amount of post-mixer gain. - Another prior art multiplier circuit is illustrated in the block diagram of
FIG. 2 . As shown inFIG. 2 , the device includes a cascade of doublers each of which contains amixer 10. As a result, the device achieves a frequency multiplication by a factor of 2n, where n represents the number of frequency doublers (i.e., mixers). In each stage,mixer 10 is driven with signals in phase quadrature, as one of the signals coupled to the mixer is output by aquadrature splitting circuit 30. Multiplying the quadrature signals results in a product with no DC content at the output thereby improving the dynamic range. One drawback of the cascade device ofFIG. 2 is that the quadrature splittingcircuit 30 needs to be repeated in every stage, adding to the complexity and reducing the bandwidth (BW) of the system. The BW is reduced because thequadrature splitting circuits 30 are effectively connected in series with each other, resulting in a reduction of the aggregate BW compared with a BW of a single quadrature splitter. Since the frequency is different (i.e., doubled) at every stage, the quadrature splitter 30 at each stage is different from the other stages, and needs to be designed and tuned to a different frequency thus complicating the design and manufacturing of the device. Another drawback of this circuit is the loss of SNR due to DSB conversion, which increases the SNR degradation from stage to stage by 3 dB, as compared with SSB conversion. - While devices for performing frequency multiplication by factorial of two (2) (for
instance - It is one objective of the present invention to provide a programmable frequency multiplier capable of multiplication by arbitrary integer factors and corresponding method which exhibits very low phase noise, and which is suitable for use to provide dynamically programmable sources in multi-band and other systems achieving far lower phase noise than with traditional synthesizers.
- It is another objective of the present invention to provide a programmable frequency multiplier method and corresponding apparatus which achieves very wide frequency range of operation from low frequencies near DC to very high frequencies close to the transition frequency fT of the active devices utilized.
- It is yet another objective of the present invention to provide a programmable frequency multiplier method and corresponding apparatus which simplifies cascading of multiple stages by directly interconnecting the cascaded stages without the need for additional circuitry to achieve arbitrary multiplication factors.
- Another objective of the present invention is to provide the output quadrature components I and Q of the multiplied signal for use as a source of quadrature signals to be utilized by other components in the system.
- Yet another objective of the present invention is to provide a programmable frequency multiplier method and apparatus which provides for fast acquisition of the input signal and provides the in-phase and quadrature components of the output multiplied signal with minimal delay, using little or no filtering thus not slowing down the acquisition and multiplication process.
- It is further an objective of the present invention to provide a programmable frequency multiplier method and apparatus which achieves low radiated and conducted EMI emissions in order to reduce unwanted signal coupling or ingress into other circuits in densely populated designs, such as in monolithic ICs.
- It is yet another objective of the present invention to achieve the above objectives in a manner enabling a simple design and implementation in integrated circuits (ICs) without using external components such as bulky coils and capacitors and without a need for any adjustments, tweaking or calibration during production.
- Accordingly, the present invention relates to a programmable frequency multiplier device which comprises a frequency doubler section configured to receive an input signal having a frequency f, and to output a plurality of doubled signals, each of the plurality of doubled signals having a
frequency 2n×f (n=0, 1, 2, . . . ); a selector section configured to select a plurality of the doubled signals output from the frequency doubler section, and to output the plurality of the selected doubled signals as selected signals; and a frequency summation section configured to multiply the selected signals, and to output a multiplied signal having a frequency fout=f×(m 020+m 121+ . . . +m k2k+ . . . +mn2n), wherein mk=0 or 1, and k=0, 1, . . . , n. - The present invention also relates to a programmable frequency multiplier device which comprises a first series of Complex Frequency Shifters (CFS's) being coupled in a cascaded chain having n (n=1, 2, 3, . . . ) stages, wherein a first CFS at a first stage of the first series is configured to receive an input signal having a frequency f and to output a first output signal in the first series having a
frequency 2×f, and each of a hth CFS at a hth (h=2, 3, 4, . . . , n) stage of the first series is configured to receive a (h−1)th output signal in the first series from a (h−1)th CFS of the first series and to output a hth output signal in the first series having afrequency 2h×f; a series of switches comprising n+1 switches, each of the switches constituting a mth stage (m=0, 1, 2, . . . , n), wherein a primary switch at a primary stage (m=0) is configured to select between the input signal and a predetermined signal and to output a primary selected signal, and wherein each of a mth switch at a mth stage (m=1, 2, 3, . . . , n) is configured to select the mth output signal in the first series from the mth CFS of the first series and the predetermined signal and to output a mth selected signal; and a second series of CFS's being coupled in a cascaded chain having n (n=1, 2, 3, . . . ) stages, wherein a first CFS at a first stage of the second series is configured to receive the primary selected signal from the primary switch and a first selected signal from a first switch and to output a first output signal in the second series, and wherein each of a hth CFS at a hth (h=2, 3, 4, . . . , n) stage of the second series is configured to receive a (h−1)th output signal in the second series from a (h−1)th CFS of the second series and a hth selected signal from a hth switch and to output a hth output signal in the second series. - Further, the present invention relates to a method of performing frequency multiplication which comprises receiving a complex input signal, the complex input signal having a frequency f, the input signal corresponding to a 0th signal; generating a nth signal having a
frequency 2n×f (n=1, 2, . . . ); selecting between a hth signal (h=0, 1, 2, . . . , n) having a frequency of 2h×f and a predetermined signal, and outputting the hth selected signal; multiplying all of the hth selected signals (h=0, 1, 2, . . . , n); and outputting an output signal having a frequency fout=f×(m020+m 121+ . . . +m k2k+ . . . +mn2n), wherein mk=0 or 1, and k=0, 1, . . . , n. - Among other advantages, as noted below, the programmable frequency multiplier device of the present invention provides a low noise device suitable for IC integration and capable of covering extremely wide frequency range from near DC to near maximum frequency of operation of active devices (e.g. close to a transition frequency fT of IC processes) in the multi-GHz range, thus offering significant performance advantages in frequency synthesis as a reference signal, stand-alone LO signal source or a low jitter clock for ADCs or DACs in many applications ranging from high speed digital communications in CATV to wireless communications and other modern consumer and commercial electronics devices.
- Additional advantages of the present invention will become apparent to those skilled in the art from the following detailed description of exemplary embodiments of the present invention.
- The invention itself together with further objects and advantages, can be better understood by reference to the following detailed description and the accompanying drawings.
-
FIG. 1 is a block diagram of a first prior art frequency multiplication circuit. -
FIG. 2 is a block diagram of a second prior art frequency multiplication circuit. -
FIG. 3 a is an exemplary block diagram of an embodiment of a complex frequency shifter “CFS” in accordance with the present invention. -
FIG. 3 b is a simplified block diagram of the CFS multiplier illustrated inFIG. 3 a. -
FIG. 4 is an exemplary block diagram of a first embodiment in accordance with the present invention. -
FIG. 5 is an exemplary block diagram of a frequency doubler circuit in accordance with the present invention. -
FIG. 3 a is an exemplary block diagram of the complex frequency shifter (CFS) 40 utilized in the present invention. In general, theCFS circuit 40 provides a sum of two frequencies. When a first complex signal having the in-phase component cos(ω1t) and the quadrature component sin(ω1t) is applied to theinput port CFS 40, respectively, and a second complex signal having the in-phase component cos(ω2t) and the quadrature component sin(ω2t) is applied to theinput ports 4 and 5 of theCFS 40, respectively, theCFS circuit 40 performs frequency summation and provides at the output ports the sum output signal with a sum frequency ω1+ω2. In the given embodiment, the sum output signal is also complex, having two components in phase and quadrature, i.e., cos(ω1+ω2)t and sin(ω1+ω2)t. - More specifically, in the given embodiment, the
CFS circuit 40 includes fourindividual multipliers multipliers first component 71 of a first input signal, and themultipliers second component 72 of a second input signal. Further, themultipliers first component 74 of the second input signal, and themultipliers second component 75 of the second input signal. For example, thefirst component 71 of the first input signal and thesecond component 72 of the first input signal may be cos(ω1t) and sin(ω1t), respectively, and thefirst component 74 of the second input signal and thesecond component 75 of the second input signal may be cos(ω2t) and sin(ω2t), respectively. - The outputs of
multipliers first summer circuit 8 and the outputs ofmultipliers second summer circuit 9. The outputs of thesummers CFS 40. It is noted that the summers may operate as an adder and/or subtracter. It is also noted that other circuit configurations can also be utilized to implement the functionality of theCFS 40. - Turning to the operation, the
CFS 40 is configured to perform a complex up-conversion to the upper sideband “USB.” In other words, to produce the sum of the two input frequencies, which is determined by the polarity choice of the signal ofsummer circuits summer 8 provides the difference signal, while thesummer 9 provides the sum signal as shown inFIG. 3 a. As noted, theCFS 40 has two pairs of complex inputs (i.e., inputs (2 and 3) and (4 and 5)) and one pair of complex output (outputs 6 and 7). Each complex input consists of a pair of ports: the in-phase I port and the quadrature Q port. The complex output port also consists of an I port (6) and a Q port (7). The first complex input is atports port 2 is the I input port andport 3 is Q input port. The second complex input is atports 4 and 5, port 4 being the I input port andport 5 the Q input port. The complex output consists ofport 6, the I output, and ofport 7, the Q output. - The frequency summation by the
CFS 40 is realized by connecting theinput ports CFS 40 to the first input signal and the other pair ofinput ports 4 and 5 to the second input signal, respectively, as shown inFIG. 3 a. It is noted that theCFS 40 of the given embodiment utilizes two input signals in quadrature to operate. These signals are provided from an external source to the circuit. When a first complex signal having the in-phase component cos(ω1t) and the quadrature component sin(ω1t) and a second complex signal having the in-phase component cos(ω2t) and the quadrature component sin(ω2t) are applied to the input ports of theCFS circuit 40 ofFIG. 3 a, thecircuit CFS 40 performs frequency summation and at the output ports provides the output having the sum frequency ω1+ω2. The summed output signal is also complex and has two components: the in-phase multiplied signal cos(ω1+ω2)t atport 6 and the quadrature multiplied signal sin(ω1+ω2)t atport 7. - Specifically, with the input signal expressed in the phasor form using Euler's formula:
-
e jω1t=cos ω1 t+j sin ω1 t at complex port(2,3), and (1) -
e jω2t=cos ω2 t+j sin ω2 t at complex port(2,3), and (2) - the summed signal at the output of the
CFS circuit 40 can also be expressed in a complex form: -
e j(ω1+ω2)t=cos(ω1+ω2)t+j sin(ω1+ω2)t at complex port(6,7) (3). - Equations (1), (2) and (3) express the canonical operation of the
CFS circuit 40, which takes the input complex signals ejω1t and ejω2t, operates on its argument and delivers the summation complex signal ej(ω1+ω2)t at the output. The magnitude of the output signal is unity, equal to that of the input, representing a property of unity gain of theCFS circuit 40. The real and imaginary components of the output complex signal in Eq. (3), representing the in-phase I and the quadrature Q components of the multiplied output, are in quadrature. The phases of the output components with respect to each other and with respect to the input signals are defined per Eqs. (1), (2) and (3): the output signal atport 6 providing the output's real component cos(ω1+ω2)t is in-phase (0°) with respect to the input in-phase component cos(ω1t); and the signal atoutput port 7 of sin(ω1+ω2)t lags behind the in-phase signal atport 6 by 90°. In the actual circuit, a small phase delay of the output signal with respect to the input signals will occur due to the propagation delay time τ through the circuit. - The provision of the quadrature components at the output of the
CFS circuit 40 represents a powerful feature of the present invention. More specifically, the I and Q quadrature components of the multiplied signal may be utilized as a quadrature source for other elements contained within the system. For example, the quadrature signal output by theCFS circuit 40 can be used to drive an I, Q modulator stage in a transmitter application, or an I, Q demodulator in a receiver application as a quadrature local oscillator (LO), replacing the often utilized poly-phase filters commonly used to derive quadrature components. - Considering a case with ideal operation (i.e., a pure multiplied sinusoidal signal per Eq. (3)), there would be no unwanted images or sidebands at the output and no additional filtering would be required, the principal advantage of the complex multiplication compared with a single-dimensional operation. Of course, a pure sine-wave per Eq. (3) implying a perfect linearity, signal balance and isolation generally cannot currently be realized. In the practical circuit design harmonic distortion will typically occur due to nonlinearity in multipliers 62-65. The level of distortion typically depends on the nonlinearity in conjunction with the applied signal levels. In general, the level of higher frequency harmonic energy with the present invention circuit will be far below the desired signal, easily a few orders of magnitude lower. In addition to providing a spectrally cleaner signal, low harmonic content with the present invention circuit will result in low radiated and conducted EMI emissions advantageous in reducing or eliminating unwanted signal coupling or ingress into other circuits in densely populated designs, such as in monolithic ICs.
- It is further noted that due to other circuit imperfections such as imbalances of amplitude and phase in the I and Q arms, there may be other unwanted terms, such as images, input signal leakages, etc., present at the output signal. The quality of the output signal will also depend on the phase and amplitude balance of the input quadrature signals provided externally to the circuit. In a typical IC circuit, the image suppression and the input signal leakage terms will be on the order of 35 dBc to 40 dBc below the desired signal. Depending on the system requirements and the application, some filtering of these terms may be necessary.
- As noted above,
FIG. 3 b is a simplified representation of the CFS circuit shown inFIG. 3 a, depicting the basic summation property of theCFS circuit 40 in a simplified manner. Referring toFIG. 3 b, the mixer and summer circuits of the CFS circuit are represented as a box labeled “CFS” 40. In addition, the complex input and output ports, consisting of two ports each inFIG. 3 a, are represented with a single line for the purpose of simplification in the diagram ofFIG. 3 b. It should be noted that each of thelines CFS circuit 40 ofFIG. 3 a. The plus signs inside thebox 40 indicate that the frequencies at the corresponding ports are added at the output. As shown, the input frequency f1 at theinput 73 and f2 at theinput 76 are added to f1+f2 at theoutput 79. - The quadrature signal can also be utilized in conjunction with the direct cascading of
multiple CFS 40 stages, for example, as shown inFIG. 4 , which is an example of a first embodiment of the present invention, to obtain arbitrary multiplication factors. Such a cascaded configuration can be utilized, for example, in a synthesizer application as an LO signal. Unlike the prior art devices, the quadrature phase relationship is preserved in the cascaded CFS configuration from stage to stage, i.e. the quadrature relationship “propagates” through the system and need not be recreated again anywhere within the chain. Thus, the cascading can be easily accomplished by simply connecting the output ports of one stage to the corresponding input ports of the next stage. More specifically, the cascaded configuration is obtained by connecting the complex output port (6, 7) of a first CFS to the input complex ports (2, 3 and 4, 5) of the next stage (i.e., a second CFS) and so on. It is noted that the cascaded configuration shown inFIG. 4 utilizes the simplified block diagram of the present invention CFS as shown inFIG. 3 b. - As noted,
FIG. 4 is an exemplary block diagram of a programmablefrequency multiplication device 100. In the given embodiment, the programmablefrequency multiplication device 100 comprises afrequency doubler section 102, aselector section 104 and afrequency summation section 106. InFIG. 4 , as the frequency doubler section, a first series of CFS's 41-1, 41-2, . . . , 41-n is provided. The first series of CFS's are coupled in a cascaded chain having n (n=1, 2, 3, . . . ) stages. The first CFS 41-1 at the first stage of the first CFS series is configured to receive aninput complex signal 120 having a frequency of f (f=fin) at its first input port (2, 3) and second input port (4, 5) to operate as a frequency doubler. Each of a hth CFS (h=2, 3, . . . , n) of the first series at the hth stage is configured to receive a (h−1)th output signal in the first CFS series output from a (h−1)th CFS of the first CFS series at its first input port (2, 3) and second input port (4, 5), so as to operate as a frequency doubler. Thus, each of the output signals of the hth CFS (h=1, 2, . . . , n) in the first series of CFS has a frequency of 2h×fin (h=1, 2, . . . , n). It is noted thatCFS circuit 40 shown inFIG. 3 a may be used as one of the first series of CFS's. - Each of the output signals of the hth CFS (h=1, 2, . . . , n) in the first CFS series is directed to the
selector section 104, which in the given embodiment comprises a series of switches. The number of the switches are (n+1) and the each of the switches constitutes a mth stage (m=0, 1, 2 . . . , n). InFIG. 4 , each of the mth switch at the mth stage is labeled 50-m (m=0, 1, 2, . . . , n). The 0th switch, a primary switch 50-0, is configured to receive theinput signal 120 and a predetermined signal, for example aDC signal 140. It is noted that theinput signal 120 directed to the primary switch 50-0 has a frequency fin, and may be output from thefrequency doubler section 102 by bypassing the CFS's. The primary switch 50-0 may select between theinput signal 120 and the DC signal 140 by acontrol signal 130 so as to output either of them as a primary selected signal. Each of the rest of the switches is configured to receive the mth output signal (m=1, 2, 3, . . . , n) from the mth CFS in the first CFS series and theDC signal 140. For example, the mth switch may receive the mth output signal from the mth CFS in the first CFS series (m=1, 2, 3, . . . , n). The mth switch is configured to select the mth output signal or the DC signal 140 by acontrol signal 130 so as to output either of them as a mth selected signal. Thecontrol signal 130 is provided via acontrol bus line 135 and is programmable so as to determine which switches should output the signals from the CFS in the first series. - Then, the selected signals from each of the switches are directed to the
frequency summation section 106, which in the given embodiment comprises a second series of CFS's, to sum the selected signals. The CFS's in the second CFS series are coupled in a cascaded chain having n (n=1, 2, 3, . . . ) stages. The first CFS 42-1 at the first stage (n=1) of the second CFS series is configured to receive the primary selected signal 145-0 and the first selected signal 145-1 so as to output a first output signal 155-1 in the second CFS series. It is noted that the primary selected signal 145-0 may be coupled to the first input complex ports (2, 3) of the CFS 42-1 and the first selected signal 145-1 may be coupled to the second input complex ports (4, 5) (or vice versa), and the output signal 155-1 from the first CFS 42-1 is a multiplication of the first selected signal 145-1 and the output signal 155-1. - The hth CFS at the hth stage of the second CFS series is configured to receive a (h−1)th sum output from the (h−1)th CFS in the second CFS series and the hth selected signal from the hth switch so as to output a hth sum output (h=2, 3, . . . , n). It is noted that the hth selected signal may be coupled to the second input complex ports (2, 3) of the CFS and the (h−1)th sum output may be coupled to the first input complex ports (4, 5) (or vice versa), and the output signal from the hth CFS in the second CFS series is a multiplication of the hth selected signal and the (h−1)th sum output (h=2, 3, . . . , n). It is noted that
CFS circuit 40 shown inFIG. 3 a may be used for the second series of CFS's. - Thus, a frequency of the
output signal 160 of the programmablefrequency multiplication device 100 can be described as: -
f out =f in×(m 020 +m 121 + . . . +m k2k + . . . +m n2n), wherein m k=0 or 1, and k=0, 1, . . . , n. (4). - As shown by this equation (4), it is noted that the programmable
frequency multiplication device 100 operates as a frequency multiplier with arbitrary integer factors. In the present invention, multiplication by any integer number between 0 and M=2n+1−1 in increments of 1 can be realized. In other words, the required number of CFS circuits is 2×Integer(log2M). In addition, it is noted that since mk in the equation (4) represents the switching status of kth switch and is programmable by, for example, theprogrammable control signal 130, the multiplication factor of thefrequency multiplication device 100 is programmable. It is noted that the entire circuit or the part of circuit of thedevice 100 may be integrated in an IC. - In another embodiment of the present invention, at least one of the CFS circuits in the first CFS series may be replaced with a reduced complexity frequency doubler circuit shown in
FIG. 5 . InFIG. 5 , a reduced complexityfrequency doubler circuit 90 comprises afirst multiplier 67 having a first input port and a second input port and asecond multiplier 68 having a first input port and a second input port. Thefirst component 81 of the input signal, represented by cos(ωt), is directed to the first input port and the second input port of thefirst multiplier 67. Thesecond component 82 of the input signal, represented by sin(ωt), is directed to the first port of thesecond multiplier 68 and thefirst component 81 of the input signal is directed to the second port of thesecond multiplier 68. Themultipliers FIG. 5 , thecircuit 90 may operate as a frequency doubler and thus may reduce the complexity of theprogrammable frequency multiplier 100 by replacing at least one of the CFS's in the first CFS series. - The acquisition of the multiplication signal and subsequent delivery of the multiplied signals at the output of both the in-phase and quadrature components is very fast, on the order of the propagation delay time τ through the circuit. With high frequency IC processes, the time delay τ can be extremely small. For example, with fT of 25 GHz, the delay τ is on the order of a few tens of picoseconds. The fast response of the
CFS circuit 40 is possible because there are no other delay mechanisms (such as filter delays or similar) in the circuit besides the core delay τ to slow the signal down, as is the case with some prior art solutions. Thus, the quadrature components I and Q of the multiplied signal ofCFS circuit 40 will be generated and provided at the output very fast, substantially instantaneously upon application of the input signal (to the extent of the speed of generation and availability of the quadrature signals at the input) incurring only minimum delay equal to the propagation delay τ. This is a valuable feature for applications requiring very fast frequency hopping, such as in spread-spectrum systems and other fast signal switching applications. - Another advantage associated with the present invention is that very low phase-noise and broadband noise are achievable with the
CFS circuit 40. The output noise in theCFS circuit 40 is a function of the following factors: the noise figures of the input ports, the magnitude of the signal levels applied to these ports and the effects of the multiplication process. The CFS circuit's close-in phase-noise is governed by the close-in flicker noise of the mixers, while the broadband noise of the CFS circuit is governed by the noise figure of the mixers. Particularly suitable mixers providing low noise and high signal level capability for use in the present invention include, but are not limited to, analog or RF types such as single or double-balanced mixers with diodes or active-switches, and Gilbert-cell based mixers. It is noted that very low noise figures and flicker noise levels are achievable with mixers, including the ones integrated in ICs implementation, with low noise figures resulting in noise floors not far from the thermal noise of −174 dBm/Hz and very low flicker noise corners below 1 kHz, providing extremely low close-in phase noise. By using mixers with higher compression points capable of handling high signal levels and increasing the signal drive levels it is possible with theCFS circuit 40 to achieve a very high output SNR in excess of 170 dBc/Hz. - As is known, frequency multiplication increases the noise. For example, frequency doubling increases the phase noise voltage by a factor of 2 (this is because doubling of the frequency also doubles the index of phase modulation caused by noise, thus doubling the noise voltage) which translates to 4 times or 6 dB of the phase noise power increase. The phase noise in general represents only half of the broadband noise power and the other half is the amplitude noise. Due to a signal limiting that may occur in the present invention frequency multiplier, some of the amplitude noise may be converted to phase noise, making the phase noise dominant. When
multiple CFS circuits 40 are connected in a cascaded configuration as shown for example inFIG. 4 for arbitrary integer factors, the output noise is dominated by the noise power of the first stage in the cascaded chain which gets multiplied by the square of the cascade's frequency multiplication ratio. - The present invention provides numerous advantages over prior art frequency multiplier circuits. Most importantly, the present invention provides a circuit which provides for low noise frequency multiplication by a large (or small) ratio (i.e., multiplication factor) for use, for example, to generate high-frequency low-jitter clock signals. Importantly, the circuit provides for both low phase noise and low broadband noise.
- Further, the present invention provides a frequency multiplier where the multiplication factor can be programmed so as to obtain arbitrary integer factors.
- Another advantage associated with the present invention is that it provides a frequency multiplier method and apparatus which achieves very wide frequency range of operation from low frequencies near DC to very high frequencies close to the transition frequency fT of the active devices utilized.
- Another advantage of the present invention is that it provides a frequency multiplier method and apparatus which simplifies cascading of multiple stages by directly interconnecting the cascade stages without the need for additional circuitry to achieve higher multiplication ratios.
- Yet another advantage of the present invention is that it provides the output quadrature components I and Q of the multiplied signal for use as a source of quadrature signals to be utilized by other component in the system.
- Yet another advantage of the present invention is that it provides a frequency multiplier method and apparatus which provides for fast acquisition of the input signal and provides the in-phase and quadrature components of the output multiplied signal with minimal delay, using little or no filtering thus not slowing down the acquisition and multiplication process.
- Yet another advantage of the present invention is that it provides a frequency multiplier method and apparatus which achieves low radiated and conducted EMI emissions in order to reduce unwanted signal coupling or ingress into other circuits in densely populated designs, such as in monolithic ICs.
- Although certain specific embodiments of the present invention have been disclosed, it is noted that the present invention may be embodied in other forms without departing from the spirit or essential characteristics thereof. Thus, the present embodiments are therefore to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims, and all changes that come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/830,445 US7495484B1 (en) | 2007-07-30 | 2007-07-30 | Programmable frequency multiplier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/830,445 US7495484B1 (en) | 2007-07-30 | 2007-07-30 | Programmable frequency multiplier |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090033378A1 true US20090033378A1 (en) | 2009-02-05 |
US7495484B1 US7495484B1 (en) | 2009-02-24 |
Family
ID=40337517
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/830,445 Active 2027-08-20 US7495484B1 (en) | 2007-07-30 | 2007-07-30 | Programmable frequency multiplier |
Country Status (1)
Country | Link |
---|---|
US (1) | US7495484B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080258783A1 (en) * | 2007-04-19 | 2008-10-23 | General Instrument Corporation | Broadband low noise complex frequency multipliers |
CN102025320A (en) * | 2010-11-25 | 2011-04-20 | Tcl集团股份有限公司 | Device and method for improving frequency stability of WIFI (wireless fidelity) access point |
US20150311890A1 (en) * | 2012-12-13 | 2015-10-29 | Nec Corporation | Signal generator, signal generation method, and numerically controlled oscillator |
EP2581751A3 (en) * | 2011-10-12 | 2017-10-25 | Tektronix, Inc. | Arbitrary multiband overlay mixer apparatus and method for bandwidth multiplication. |
US9893735B2 (en) * | 2001-04-25 | 2018-02-13 | Texas Instruments Incorporated | Digital phase locked loop |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8369820B2 (en) * | 2007-09-05 | 2013-02-05 | General Instrument Corporation | Frequency multiplier device |
US10326432B2 (en) | 2017-11-22 | 2019-06-18 | International Business Machines Corporation | Harmonic multiplier architecture |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4755761A (en) * | 1986-06-26 | 1988-07-05 | General Electric Company | Zero intermediate-frequency demodulator |
US5412351A (en) * | 1993-10-07 | 1995-05-02 | Nystrom; Christian | Quadrature local oscillator network |
US5789953A (en) * | 1996-05-29 | 1998-08-04 | Integrated Device Technology, Inc. | Clock signal generator providing non-integer frequency multiplication |
US6005420A (en) * | 1996-04-01 | 1999-12-21 | Kabushiki Kaisha Toshiba | Frequency multiplying circuit having a greater multiplying ratio |
US6118313A (en) * | 1997-03-06 | 2000-09-12 | Nec Corporation | Digital frequency multiplying circuit |
US6240142B1 (en) * | 1998-01-07 | 2001-05-29 | Qualcomm Incorporated | Quadrature modulator and demodulator |
US6246271B1 (en) * | 1999-03-11 | 2001-06-12 | Kabushiki Kaisha Toshiba | Frequency multiplier capable of generating a multiple output without feedback control |
US6456143B2 (en) * | 2000-04-27 | 2002-09-24 | Kabushiki Kaisha Toshiba | Frequency multiplier circuit and semiconductor integrated circuit |
US20030016762A1 (en) * | 2001-07-06 | 2003-01-23 | Martin Frederick L. | Modulator and signaling method |
US20040207464A1 (en) * | 2001-06-01 | 2004-10-21 | Branislav Petrovic | Zero IF complex quadrature frequency discriminator & FM demodulator |
US6995595B2 (en) * | 2002-08-05 | 2006-02-07 | Samsung Electronics Co., Ltd. | Direct conversion receiver having a DC offset eliminating function |
US7006814B2 (en) * | 2000-06-08 | 2006-02-28 | Nec Corporation | Direct conversion receiver and transceiver |
US20060057996A1 (en) * | 2001-06-01 | 2006-03-16 | Branislav Petrovic | High frequency low noise phase-frequency detector and phase noise reduction method and apparatus |
US7119588B2 (en) * | 2005-01-28 | 2006-10-10 | James Wayne Kelley | Circuit for multiplying continuously varying signals |
-
2007
- 2007-07-30 US US11/830,445 patent/US7495484B1/en active Active
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4755761A (en) * | 1986-06-26 | 1988-07-05 | General Electric Company | Zero intermediate-frequency demodulator |
US5412351A (en) * | 1993-10-07 | 1995-05-02 | Nystrom; Christian | Quadrature local oscillator network |
US6005420A (en) * | 1996-04-01 | 1999-12-21 | Kabushiki Kaisha Toshiba | Frequency multiplying circuit having a greater multiplying ratio |
US5789953A (en) * | 1996-05-29 | 1998-08-04 | Integrated Device Technology, Inc. | Clock signal generator providing non-integer frequency multiplication |
US6118313A (en) * | 1997-03-06 | 2000-09-12 | Nec Corporation | Digital frequency multiplying circuit |
US6240142B1 (en) * | 1998-01-07 | 2001-05-29 | Qualcomm Incorporated | Quadrature modulator and demodulator |
US6246271B1 (en) * | 1999-03-11 | 2001-06-12 | Kabushiki Kaisha Toshiba | Frequency multiplier capable of generating a multiple output without feedback control |
US6456143B2 (en) * | 2000-04-27 | 2002-09-24 | Kabushiki Kaisha Toshiba | Frequency multiplier circuit and semiconductor integrated circuit |
US7006814B2 (en) * | 2000-06-08 | 2006-02-28 | Nec Corporation | Direct conversion receiver and transceiver |
US6982592B2 (en) * | 2001-06-01 | 2006-01-03 | Broadband Innovations, Inc. | Zero if complex quadrature frequency discriminator and FM demodulator |
US6847255B2 (en) * | 2001-06-01 | 2005-01-25 | Broadband Innovations, Inc. | Zero IF complex quadrature frequency discriminator and FM demodulator |
US20050096000A1 (en) * | 2001-06-01 | 2005-05-05 | Broadband Innovations, Inc. | Zero if complex quadrature frequency discriminator & FM demodulator |
US20040207464A1 (en) * | 2001-06-01 | 2004-10-21 | Branislav Petrovic | Zero IF complex quadrature frequency discriminator & FM demodulator |
US20060057996A1 (en) * | 2001-06-01 | 2006-03-16 | Branislav Petrovic | High frequency low noise phase-frequency detector and phase noise reduction method and apparatus |
US7386286B2 (en) * | 2001-06-01 | 2008-06-10 | Broadband Innovations, Inc. | High frequency low noise phase-frequency detector and phase noise reduction method and apparatus |
US20030016762A1 (en) * | 2001-07-06 | 2003-01-23 | Martin Frederick L. | Modulator and signaling method |
US6995595B2 (en) * | 2002-08-05 | 2006-02-07 | Samsung Electronics Co., Ltd. | Direct conversion receiver having a DC offset eliminating function |
US7119588B2 (en) * | 2005-01-28 | 2006-10-10 | James Wayne Kelley | Circuit for multiplying continuously varying signals |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9893735B2 (en) * | 2001-04-25 | 2018-02-13 | Texas Instruments Incorporated | Digital phase locked loop |
US20080258783A1 (en) * | 2007-04-19 | 2008-10-23 | General Instrument Corporation | Broadband low noise complex frequency multipliers |
US8275817B2 (en) * | 2007-04-19 | 2012-09-25 | General Instrument Corporation | Broadband low noise complex frequency multipliers |
CN102025320A (en) * | 2010-11-25 | 2011-04-20 | Tcl集团股份有限公司 | Device and method for improving frequency stability of WIFI (wireless fidelity) access point |
EP2581751A3 (en) * | 2011-10-12 | 2017-10-25 | Tektronix, Inc. | Arbitrary multiband overlay mixer apparatus and method for bandwidth multiplication. |
US20150311890A1 (en) * | 2012-12-13 | 2015-10-29 | Nec Corporation | Signal generator, signal generation method, and numerically controlled oscillator |
US9787297B2 (en) * | 2012-12-13 | 2017-10-10 | Nec Corporation | Signal generator, signal generation method, and numerically controlled oscillator |
Also Published As
Publication number | Publication date |
---|---|
US7495484B1 (en) | 2009-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8275817B2 (en) | Broadband low noise complex frequency multipliers | |
US7495484B1 (en) | Programmable frequency multiplier | |
US7978785B2 (en) | Quadrature frequency doubler with adjustable phase offset | |
US8237485B2 (en) | System and method for multiple-phase clock generation | |
GB2440622A (en) | Transceiver | |
JPH01212108A (en) | Ssb signal generator | |
US8369820B2 (en) | Frequency multiplier device | |
US20130130632A1 (en) | Signal generator circuit and radio transmission and reception device including the same | |
CA2617006C (en) | Broadband low noise complex regenerative frequency dividers | |
CN100413211C (en) | Harmonic mixer | |
JP2021524687A (en) | Wideband 360 degree phase shifter using right-handed and left-handed transmission line switches in RF communication | |
US7302248B2 (en) | Harmonic image-reject converter | |
Subhan et al. | Towards suppression of all harmonics in a polyphase multipath transmitter | |
US20060252396A1 (en) | Phase generator using polyphase architecture | |
US7302011B1 (en) | Quadrature frequency doubling system | |
EP0860049A1 (en) | Frequency conversion circuit and method for millimeter wave radio | |
JP2007180621A (en) | Frequency converter and frequency conversion method | |
JP2003218641A (en) | Signal generating circuit | |
US8344818B1 (en) | Single side band (SSB) mixer | |
US6906560B1 (en) | Phase-continuous frequency synthesizer | |
US3772584A (en) | Homodyne multiplier | |
JP2005252861A (en) | Radio communication device capable of supporting plurality of wireless systems | |
JPH10303650A (en) | Frequency converter | |
US11239797B1 (en) | Regenerative frequency doubler | |
Klumperink et al. | Multipath polyphase circuits and their application to RF transceivers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GENERAL INSTRUMENT CORPORATION, PENNSYLVANIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PETROVIC, BRANISLAV A.;REEL/FRAME:019938/0940 Effective date: 20071009 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT, IL Free format text: SECURITY AGREEMENT;ASSIGNORS:ARRIS GROUP, INC.;ARRIS ENTERPRISES, INC.;ARRIS SOLUTIONS, INC.;AND OTHERS;REEL/FRAME:030498/0023 Effective date: 20130417 Owner name: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY AGREEMENT;ASSIGNORS:ARRIS GROUP, INC.;ARRIS ENTERPRISES, INC.;ARRIS SOLUTIONS, INC.;AND OTHERS;REEL/FRAME:030498/0023 Effective date: 20130417 |
|
AS | Assignment |
Owner name: ARRIS TECHNOLOGY, INC., GEORGIA Free format text: MERGER AND CHANGE OF NAME;ASSIGNOR:GENERAL INSTRUMENT CORPORATION;REEL/FRAME:035176/0620 Effective date: 20150101 Owner name: ARRIS TECHNOLOGY, INC., GEORGIA Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:GENERAL INSTRUMENT CORPORATION;GENERAL INSTRUMENT CORPORATION;REEL/FRAME:035176/0620 Effective date: 20150101 |
|
AS | Assignment |
Owner name: ARRIS ENTERPRISES, INC., GEORGIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ARRIS TECHNOLOGY, INC;REEL/FRAME:037328/0341 Effective date: 20151214 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: BROADBUS TECHNOLOGIES, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: UCENTRIC SYSTEMS, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: LEAPSTONE SYSTEMS, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: GENERAL INSTRUMENT INTERNATIONAL HOLDINGS, INC., P Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: MODULUS VIDEO, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: JERROLD DC RADIO, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: ARRIS HOLDINGS CORP. OF ILLINOIS, INC., PENNSYLVAN Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: TEXSCAN CORPORATION, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: NEXTLEVEL SYSTEMS (PUERTO RICO), INC., PENNSYLVANI Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: QUANTUM BRIDGE COMMUNICATIONS, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: CCE SOFTWARE LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: AEROCAST, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: NETOPIA, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: ACADIA AIC, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: IMEDIA CORPORATION, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: THE GI REALTY TRUST 1996, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: SUNUP DESIGN SYSTEMS, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: GIC INTERNATIONAL HOLDCO LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: POWER GUARD, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: GIC INTERNATIONAL CAPITAL LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: ARRIS SOLUTIONS, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: ARRIS ENTERPRISES, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: MOTOROLA WIRELINE NETWORKS, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: ARRIS KOREA, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: ARRIS GROUP, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: GENERAL INSTRUMENT CORPORATION, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: 4HOME, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: GENERAL INSTRUMENT AUTHORIZATION SERVICES, INC., P Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: SETJAM, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: BIG BAND NETWORKS, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: ARRIS HOLDINGS CORP. OF ILLINOIS, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: GENERAL INSTRUMENT AUTHORIZATION SERVICES, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: GENERAL INSTRUMENT INTERNATIONAL HOLDINGS, INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 Owner name: NEXTLEVEL SYSTEMS (PUERTO RICO), INC., PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:048825/0294 Effective date: 20190404 |
|
AS | Assignment |
Owner name: ARRIS ENTERPRISES LLC, GEORGIA Free format text: CHANGE OF NAME;ASSIGNOR:ARRIS ENTERPRISES, INC.;REEL/FRAME:049649/0062 Effective date: 20151231 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, AS COLLATE Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:ARRIS ENTERPRISES LLC;REEL/FRAME:049820/0495 Effective date: 20190404 Owner name: JPMORGAN CHASE BANK, N.A., NEW YORK Free format text: TERM LOAN SECURITY AGREEMENT;ASSIGNORS:COMMSCOPE, INC. OF NORTH CAROLINA;COMMSCOPE TECHNOLOGIES LLC;ARRIS ENTERPRISES LLC;AND OTHERS;REEL/FRAME:049905/0504 Effective date: 20190404 Owner name: JPMORGAN CHASE BANK, N.A., NEW YORK Free format text: ABL SECURITY AGREEMENT;ASSIGNORS:COMMSCOPE, INC. OF NORTH CAROLINA;COMMSCOPE TECHNOLOGIES LLC;ARRIS ENTERPRISES LLC;AND OTHERS;REEL/FRAME:049892/0396 Effective date: 20190404 Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CONNECTICUT Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:ARRIS ENTERPRISES LLC;REEL/FRAME:049820/0495 Effective date: 20190404 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, DELAWARE Free format text: SECURITY INTEREST;ASSIGNORS:ARRIS SOLUTIONS, INC.;ARRIS ENTERPRISES LLC;COMMSCOPE TECHNOLOGIES LLC;AND OTHERS;REEL/FRAME:060752/0001 Effective date: 20211115 |
|
AS | Assignment |
Owner name: ARRIS ENTERPRISES, INC., GEORGIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ARRIS TECHNOLOGY, INC.;REEL/FRAME:060791/0583 Effective date: 20151214 |