US20090017613A1 - Method of manufacturing interconnect substrate and semiconductor device - Google Patents

Method of manufacturing interconnect substrate and semiconductor device Download PDF

Info

Publication number
US20090017613A1
US20090017613A1 US12/212,690 US21269008A US2009017613A1 US 20090017613 A1 US20090017613 A1 US 20090017613A1 US 21269008 A US21269008 A US 21269008A US 2009017613 A1 US2009017613 A1 US 2009017613A1
Authority
US
United States
Prior art keywords
layer
opening
electrode pad
interconnect
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/212,690
Inventor
Hirokazu Honda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
NEC Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Electronics Corp filed Critical NEC Electronics Corp
Priority to US12/212,690 priority Critical patent/US20090017613A1/en
Assigned to NEC ELECTRONICS CORPORATION reassignment NEC ELECTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HONDA, HIROKAZU
Publication of US20090017613A1 publication Critical patent/US20090017613A1/en
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: NEC ELECTRONICS CORPORATION
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H01L23/49894—Materials of the insulating layers or coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06558—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having passive surfaces facing each other, i.e. in a back-to-back arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01087—Francium [Fr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12044—OLED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/1579—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/099—Coating over pads, e.g. solder resist partly over pads
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0017—Etching of the substrate by chemical or physical means
    • H05K3/0023—Etching of the substrate by chemical or physical means by exposure and development of a photosensitive insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0017—Etching of the substrate by chemical or physical means
    • H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
    • H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
    • H05K3/0035—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material of blind holes, i.e. having a metal layer at the bottom
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern

Definitions

  • the present invention relates to an interconnect substrate and a semiconductor device using the same as well as to methods of manufacturing those.
  • a second electrode pad which is to be connected to a printed interconnect substrate such as a mother board is formed on the interconnect layer. Further, after a second insulating layer is formed on the second electrode pad, an opening (second opening) is formed in the second insulating layer so that the second electrode pad is exposed. Next, the base metal plate is removed by etching. Subsequently, an opening (first opening) is formed in the first insulating layer so that the first electrode pad is exposed. The above process completes a coreless-type multi-layer interconnect substrate.
  • the second electrode pad that is to be connected to the printed interconnect substrate has an larger area than the first electrode pad to which the semiconductor chip is to be connected.
  • the second opening has a larger opening area than the first opening.
  • the present inventor has found out the following problem. That is, in order to form a second opening having a relatively large opening area, it is preferable to use the photolithography method. This is because it is not easy to form an opening having a large opening area by laser processing. Then, in order to use the photolithography method, the second insulating layer in which the second opening is to be formed must be constructed with a photosensitive material.
  • an interconnect substrate including: an interconnect; an insulating layer covering the interconnect; a first layer provided on a first surface of the insulating layer and constructed with a non-photosensitive insulating material, the first layer having a first opening; a second layer provided on a second surface of the insulating layer, which is a surface opposite to the first surface, and constructed with a photosensitive insulating material, the second layer having a second opening with an opening area larger than that of the first opening; a first electrode pad provided on the first surface side of the insulating layer and exposed to the first opening; and a second electrode pad provided on the second surface side of the insulating layer and exposed to the second opening.
  • the second layer is constructed with a photosensitive insulating material.
  • the first layer in which the first opening having a relatively small opening area is to be formed is constructed with a non-photosensitive insulating material. Accordingly, the first layer being excellent in mechanical strength can be obtained.
  • an interconnect substrate facilitating the manufacture thereof and having a high reliability is realized.
  • a method of manufacturing a semiconductor device including: forming a first layer constructed with a non-photosensitive insulating material on a supporting substrate; forming a first electrode pad on the first layer; forming an interconnect and an insulating layer covering the interconnect on the first electrode pad; forming a second electrode pad on the insulating layer; forming a second layer constructed with a photosensitive insulating material so as to cover the second electrode pad; forming a second opening in the second layer so that the second electrode pad is exposed; removing the supporting substrate after forming the second opening; forming a first opening in the first layer after removing the supporting substrate so that the first electrode pad is exposed, the first opening having an opening area smaller than that of the second opening; and connecting a semiconductor chip to the first electrode pad that is exposed to the first opening.
  • the second layer constructed with a photosensitive insulating material is formed. This allows use of the photolithography method in forming the second opening having a relatively large opening area. Therefore, the second opening can be easily formed.
  • the first layer constructed with a non-photosensitive insulating material is formed as the layer in which the first opening having a relatively small opening area is to be formed. Accordingly, the first layer being excellent in mechanical strength can be obtained. Thus, an interconnect substrate and a semiconductor device having a high reliability can be easily manufactured.
  • an interconnect substrate and a semiconductor device facilitating the manufacture thereof and having a high reliability as well as methods of manufacturing those are realized.
  • FIG. 1 is a cross-sectional view illustrating the first embodiment of an interconnect substrate and a semiconductor device according to the present invention
  • FIGS. 2A and 2B are cross-sectional views illustrating a part of the semiconductor device of FIG. 1 ;
  • FIGS. 3A to 3C are process views illustrating one example of a method of manufacturing the semiconductor device of FIG. 1 ;
  • FIGS. 6A to 6C are process views illustrating one example of a method of manufacturing the semiconductor device of FIG. 1 ;
  • FIGS. 9A to 9C are process views illustrating one example of a method of manufacturing the semiconductor device of FIG. 1 ;
  • FIG. 10 is a cross-sectional view for describing a modified example of the embodiment.
  • FIG. 11 is a cross-sectional view for describing a modified example of the embodiment.
  • FIGS. 12A and 12B are cross-sectional views for describing a modified example of the embodiment.
  • FIGS. 14A and 14B are cross-sectional views for describing one example of a conventional flip-chip type semiconductor device
  • FIGS. 16A to 16C are process views illustrating a method of manufacturing the conventional build-up substrate.
  • FIG. 1 is a cross-sectional view illustrating the first embodiment of an interconnect substrate and a semiconductor device according to the present invention.
  • the semiconductor device 1 includes an interconnect substrate 10 and a semiconductor chip 60 .
  • the interconnect substrate 10 includes an interconnect 12 , an insulating layer 14 , a non photosensitive resin layer 20 (first layer) a photosensitive resin layer 30 (second layer), an electrode pad 40 (first electrode pad), and an electrode pad 50 (second electrode pad).
  • This interconnect substrate 10 is a coreless multi-layer interconnect substrate that does not have a core substrate.
  • the interconnect 12 is covered with the insulating layer 14 . Also, the interconnect 12 is disposed in a plurality of layers in the insulating layer 14 . Namely, the interconnect 12 has a multi-layer interconnect structure.
  • the non-photosensitive resin layer 20 is disposed on the surface S 1 (first surface) of the insulating layer 14 .
  • the non-photosensitive resin layer 20 is constructed with a non-photosensitive insulating material.
  • the non-photosensitive resin layer 20 may have a multi-layer structure in which a plurality of layers constructed with different non-photosensitive insulating materials are laminated. Also, the non-photosensitive resin layer 20 has an opening 22 (first opening).
  • the photosensitive resin layer 30 is disposed on the surface S 2 (second surface) of the insulating layer 14 .
  • the surface S 2 is a surface opposite to the surface S 1 .
  • the photosensitive resin layer 30 is constructed with a photosensitive insulating material.
  • the photosensitive resin layer 30 has an opening 32 (second opening). The opening area of the opening 32 is larger than that of the opening 22 .
  • the electrode pad 40 is disposed on the surface S 1 side of the insulating layer 14 . Specifically, the electrode pad 40 is disposed in a surface layer on the surface S 1 side of the insulating layer 14 . The electrode pad 40 is exposed to the opening 22 . Namely, the above-described opening 22 is located above the electrode pad 40 .
  • This electrode pad 40 is an electrode pad to which the semiconductor chip 60 is to be connected. Also, the material constituting the electrode pad 40 is, for example, a single element Cu.
  • FIGS. 2A and 2B are cross-sectional views illustrating a part of the semiconductor device 1 .
  • a multi-layer film 42 is disposed on a part of the electrode pad 40 that is exposed to the opening 22 .
  • This multi-layer film 42 is made by lamination of a Ni film 42 a disposed on the electrode pad 40 and an Au film 42 b disposed on the Ni film 42 a .
  • a multi-layer film S 2 is disposed on a part of the electrode pad 50 that is exposed to the opening 32 .
  • This multi-layer film 52 is made by lamination of a Ni film 52 a disposed on the electrode pad 50 and an Au film 52 b disposed on the Ni film 52 a.
  • the semiconductor chip 60 is connected to the electrode pad 40 of the interconnect substrate 10 .
  • the semiconductor chip 60 has a bump electrode 62 , and this bump electrode 62 is connected to the electrode pad 40 via a solder 72 .
  • the semiconductor chip 60 is connected in a flip-chip manner to the interconnect substrate 10 .
  • the semiconductor chip 60 may be, for example, an LSI.
  • the gap between the interconnect substrate 10 and the semiconductor chip 60 is filled with an underfill resin 74 . Further, the semiconductor chip 60 is covered with a sealing resin 76 . Also, to the above-described electrode pad 50 , a solder ball 78 functioning as an external electrode terminal of the semiconductor device 1 is connected. However, as an external electrode terminal, a pin-shaped one or a column-shaped one having a cylindrical form can be used instead of the solder ball 78 .
  • this manufacturing method includes the following steps (a) to (i):
  • the base substrate 90 is prepared ( FIG. 3A ).
  • the base substrate 90 is constructed, for example, with a metal material or a metal alloy material such as SUS or Cu as major components.
  • the non-photosensitive resin layer 20 is formed on one surface of the base substrate 90 ( FIG. 3B ).
  • the breakage strength and the breakage elongation ratio of the non-photosensitive resin layer 20 are preferably 50 MPa or more and 10% or more, respectively.
  • the non-photosensitive resin layer 20 can be easily formed by the vacuum lamination method or the vacuum pressing method using an insulating resin film in a half-cured state made of an epoxy-based, cyanate-based, or polyolefin-based resin.
  • the non-photosensitive resin layer 20 can be formed by coating with a material in a liquid form such as PI (polyimide).
  • the electrode pad 40 is formed at a predetermined position on the non-photosensitive resin layer 20 ( FIG. 5C ).
  • the electrode pad 40 made of a Cu material can be formed by the semi-additive processing method using a general non-electrolytic Cu plating seed.
  • the FC terminal pitch of the area array arrangement is, for example, about 150 to 250 ⁇ m.
  • the diameter of the electrode pad 40 is, for example, about 60 to 100 ⁇ m.
  • an insulating layer 14 a is formed on the electrode pad 40 ( FIG. 4A ).
  • the insulating layer 14 a can be easily formed by the vacuum lamination method or the vacuum pressing method described above. Also, as a different technique for forming the insulating layer 14 a , there may be raised a method of forming an insulating material in a liquid form by the spin coating method as well as the CVD (chemical vapor deposition) method and the PVD (physical vapor deposition) method by applying the plasma surface treatment technique, and the like.
  • an opening 16 a is formed ( FIG. 4B ).
  • the opening 16 a can be formed by performing the exposure and development process.
  • the opening 16 a can be formed by the laser processing. In the latter case, the opening 16 a may be formed with use of the dry etching technique by applying the plasma surface treatment technique after a pattern of a photoresist is formed.
  • the non-photosensitive resin layer 20 and the insulating layer 14 a may be formed with the same non-photosensitive material.
  • the above-described steps from forming the insulating layer 14 a to forming the interconnect 12 is repeated for a predetermined number of times to obtain a multi layer interconnect structure. Namely, in this example, after an insulating layer 14 b is formed on the insulating layer 14 a , an opening 16 b is formed in the insulating layer 14 b ( FIG. 5A ). The interconnect 12 is formed on the insulating layer 14 b ( FIG. 5B ). Further, after an insulating layer 14 c is formed on the insulating layer 14 b , an opening 16 c is formed in the insulating layer 14 c ( FIG. 5C ). The above process completes the insulating layer 14 .
  • the electrode pad 50 is formed by the above-described semi-additive processing method or the like at a predetermined position on the uppermost layer of the multi-layer interconnect, namely, on the insulating layer 14 c ( FIG. 6A ).
  • the arrangement pitch of the electrode pad 50 is, for example, about 0.4 to 1.0 mm.
  • the diameter of the electrode pad 50 is, for example, about 0.18 to 0.6 mm.
  • the photosensitive resin layer 30 is formed on the insulating layer 14 so as to cover the electrode pad 50 . Further, an opening 32 is formed in the photosensitive resin layer 30 so that the electrode pad 50 is exposed ( FIG. 6B ). It is preferable that the opening 32 is formed by the photolithography method.
  • the base substrate 90 is removed by chemical etching or the like ( FIG. 6C ).
  • the non-photosensitive resin layer 20 functions as an etching barrier layer.
  • the material of the base substrate 90 is a Cu-based metal
  • the Cu-based metal can be selectively removed by etching with use of an aqueous solution of cupric chloride or an ammonia-based alkali etchant.
  • the material of the base substrate 90 is an SUS-based metal
  • the SUS-based metal can be removed by etching with use of an aqueous solution of ferric chloride.
  • an opening 22 is formed in the non-photosensitive resin layer 20 so that the electrode pad 40 is exposed ( FIG. 7A ).
  • the opening 22 is preferably formed by the laser processing.
  • a desmear treatment may be carried out by permanganate processing or the like after the laser processing.
  • solder paste 72 a is placed in the opening 22 by this process, a soldering process such as IR reflow is carried out to form the solder 72 (preparatory solder part) ( FIG. 8A ).
  • the semiconductor chip 60 is mounted in a flip-chip manner on the electrode pad 40 of the interconnect substrate 10 ( FIG. 8B ).
  • the bump electrode 62 of the semiconductor chip 60 is a solder containing a metal material such as Sn or Pb as a major component
  • the semiconductor chip 60 can be mounted in a flip-chip manner by the heated reflow process using a flux.
  • the bump electrode 62 is a solder containing a metal material such as Au or In as a major component
  • the semiconductor chip 60 can be mounted in a flip-chip manner by the thermal press-bonding method.
  • the gap between the semiconductor chip 60 and the interconnect substrate 10 is filled with the insulating underfill resin 74 ( FIG. 8C ).
  • the side surface of the semiconductor chip 60 is also covered with the underfill resin 74 .
  • the underfill resin 74 can be formed by a sealing technique using an underfill material in a liquid form, or by a transfer sealing technique, or the like. By providing the underfill resin 74 , the semiconductor chip 60 and the interconnect 10 as well as the connection part thereof can be effectively protected.
  • the sealing resin 76 is formed on the interconnect substrate 10 so as to cover the semiconductor chip 60 ( FIG. 9A ).
  • the sealing resin 76 can be formed by a transfer sealing technique, by an injection sealing technique, or the like.
  • solder ball 78 containing a metal material such as Sn as a major component is connected to the electrode pad 50 ( FIG. 9B ).
  • the solder ball 78 can be connected, for example, by applying a flux selectively onto the electrode pad 50 and then mounting the solder ball 78 and performing a heat treatment by the IR reflow process.
  • the photosensitive resin layer 30 is constructed with a photosensitive insulating material. This allows use of the photolithography technique in forming the opening 32 having a relatively large opening area. Therefore, the opening 32 can be easily formed.
  • the opening 32 may be considered by laser processing.
  • the upper limit of the processing diameter per one shot is about 100 ⁇ m, so that it is not suitable for forming the electrode pad 50 having a diameter of about 180 to 600 ⁇ m.
  • a dry etching apparatus adopting the vacuum technique is generally extremely expensive.
  • a process of coating with a photoresist and performing exposure and development will be needed. This raises a problem of inviting an increase in the production costs. Due to these reasons, it is preferable to use the photolithography method in forming the opening 32 .
  • the non-photosensitive resin layer 20 in which the opening 22 having a relatively small opening area is formed is constructed with a non-photosensitive insulating material.
  • a non-photosensitive material is excellent in mechanical strength and in breakage elongation ratio as compared with a photosensitive material.
  • the semiconductor device 1 is provided with this interconnect substrate 10 .
  • the semiconductor device 1 facilitating the manufacture thereof and having a high reliability is realized.
  • the opening area of the opening 22 is smaller than the area of the electrode pad 40 .
  • a part of the surface (surface exposed to the opening 22 ) of the electrode pad 40 is constructed so as to be covered with the non-photosensitive resin layer 20 . This prevents the electrode pad 40 from being peeled off from the insulating layer 14 .
  • the opening area of the opening 32 is smaller than the area of the electrode pad 50 .
  • a part of the surface (surface exposed to the opening 32 ) of the electrode pad 50 is constructed so as to covered with the photosensitive resin layer 30 . This prevents the electrode pad 50 from being peeled off from the insulating layer 14 .
  • the multi-layer film 42 (See FIG. 2A ) is disposed on a part of the electrode pad 40 that is exposed to the opening 22 . This improves the stability of solder bonding in forming the solder 72 . Also, in the case of performing the above-described electrical test, the contact resistance between the electrode pad 40 and the probe for testing can be stabilized. Similarly, the multi-layer film 52 (See FIG. 2B ) is disposed on a part of the electrode pad 50 that is exposed to the opening 32 . This improves the stability of solder bonding in forming the solder ball 78 . Also, in the case of performing the above-described electrical test, the contact resistance between the electrode pad 50 and the probe for testing can be stabilized.
  • the solder 72 is provided as a preparatory solder part in the opening 22 . This improves the stability of the soldering process in connecting the semiconductor chip 60 in a flip-chip manner.
  • the size of the semiconductor chip 60 is 15 mm square or more, the degree of parallelness of the electrode pad 40 tends to be severe due to warpage of the interconnect substrate 10 . For this reason, when considering the production process, it will be important to form the solder 72 .
  • the size of the semiconductor chip 60 is less than 15 mm square, the above-described tendency is not seen, so that it is not important to form the solder 72 .
  • a multi-layer interconnect layer is formed on the base substrate 90 .
  • the multi-layer interconnect layer has an excellent stability in term of thermal distribution. Therefore, a manufacturing method is realized that is excellent in production yield and suitable for forming interconnects having a fine pitch.
  • the pattern pitch has a limit of 10 ⁇ m/10 ⁇ m in line and space because of the warpage or fine irregularity of FR-4, 5 or BT-based core substrate.
  • the warpage of the core substrate is large, variation in the focal depth during the pattern exposure is liable to occur, resulting in the deterioration of the stability of the manufacturing process. Therefore, the conventional manufacturing methods have a technical limit in view of forming a fine pattern and in view of drastic improvement of the production costs.
  • the non-photosensitive resin layer 20 functions as an etching harrier layer in removing the base substrate 90 . This can protect the electrode pad 40 . Therefore, the stability of the process of manufacturing the interconnect substrate 10 will be improved, thereby improving the productivity.
  • This semiconductor device includes a semiconductor chip 100 shown in FIG. 14A .
  • protruding bumps 102 constructed with an electrically conductive material such as solder, Au, or an Sn—Ag-based alloy are formed.
  • the bumps 102 are formed on the external terminals that are formed in a predetermined arrangement on the peripheries of the chip or on the active region, namely, on the external terminals formed in an area array arrangement.
  • this semiconductor chip 100 is mounted on a multi-layer interconnect substrate 110 .
  • electrode pads (not shown) arranged in the same pattern as the arrangement pattern of the bumps 102 are formed.
  • an IR reflow process using a flux is typically carried out.
  • a multi-layer interconnect substrate referred to as a build-up substrate is typically used as a multi-layer interconnect substrate using an organic material in view of the minimum pitch of the bump arrangement pattern and the number of pins.
  • a core substrate 120 is prepared in which a Cu foil having a thickness of 10 to 40 ⁇ m is bonded on both surfaces of an insulating glass epoxy base material such as represented by FR4, FR5, or BT substrate ( FIG. 15A ).
  • This Cu foil is subjected to a patterning process to become an interconnect 122 .
  • a through-hole part 124 is formed.
  • the through-hole part 124 can be formed by boring through a drilling process or the like and then performing a through-hole plating process.
  • the inside of the through-hole part 124 is typically filled with an insulating resin 126 for filling a through-hole.
  • an insulating resin 128 is formed on the interconnects 122 that are present above and below the core substrate 120 . Thereafter, an opening 129 is formed at a predetermined position of the insulating resin 128 by the chemical etching method using a photoresist technique or by the laser processing technique or the like ( FIG. 15B ).
  • a metal thin-film layer 130 is formed by the sputtering method using a metal such as Ti/Cu, the non-electrolytic Cu plating method, or the like ( FIG. 15C ).
  • a mask M 2 such as a photoresist or a dry film having a thickness of about 20 to 40 ⁇ m is formed on the metal thin-film layer 130 , and an exposure and development process is carried out ( FIG. 16A ).
  • an interconnect pattern part 132 is formed by the electrolytic Cu plating process using the metal thin-film layer 130 as a power-feeding layer ( FIG. 16B ).
  • the metal thin-film layer 130 is removed by a wet etching process using the interconnect pattern part 132 as a mask, so as to let the interconnect pattern part 132 be electrically independent ( FIG. 16C ).
  • the above-described steps from forming the insulating resin 128 to forming the interconnect pattern part 132 are repeated to obtain a multi-layer interconnect substrate.
  • the products are fabricated collectively on a large panel having a size of about 500 mm ⁇ 600 mm, and individual single multi-layer interconnect substrates are taken out by performing a cutting process in the final step. Therefore, if the outer dimension of the single multi-layer interconnect substrates can be reduced in size, the number of substrates that can be taken out per one panel can be increased.
  • the interconnect pattern pitch can be made to be only about 30 ⁇ m at the minimum, as described above. For this reason, the outer dimension of the single multi-layer interconnect substrates cannot be reduced, so that it has been difficult to reduce the costs of the multi-layer interconnect substrates to a large extent.
  • Such a method of manufacturing the multi-layer interconnect substrates further has a problem of warpage.
  • the core substrate itself has warpage, and the mismatch of the resist pattern is induced by the existing warpage in the exposure and development process for forming the build-up interconnect pattern.
  • the mismatch of the resist pattern will invite the decrease in the production yield.
  • a build-up layer must be formed on both sides of the core substrate, thereby necessitating the forming of the build-up interconnect layers that are not originally needed.
  • it will be an organic-based multi-layer interconnect substrate that is compelled layer multiplication more than needed. This induces decrease in the production yield, and it has been extremely difficult to reduce the production costs thereof.
  • a semiconductor chip 66 (second semiconductor chip) may be disposed on the semiconductor chip 60 (first semiconductor chip).
  • the semiconductor chip 66 is stacked on the back surface of the semiconductor chip 60 via an adhesive 67 .
  • the semiconductor chip 66 is connected to the electrode pad 10 via a bonding wire 68 .
  • a semiconductor device of multiple chip type can be obtained.
  • semiconductor chips are stacked in two stages; however, the semiconductor chips may be stacked in three or more stages.
  • a heat sink 80 may be disposed on the semiconductor chip 60 .
  • the heat sink 80 is connected to the back surface of the semiconductor chip 60 via an adhesive 82 .
  • the adhesive 82 those having a high thermal conductivity are preferably used.
  • the heat sink 80 is disposed on a region from the semiconductor chip 60 to the non-photosensitive resin layer 20 , and the part disposed on the semiconductor chip 60 protrudes relative to the part disposed on the non-photosensitive resin layer 20 . With such a construction, a semiconductor device being excellent in heat dissipation can be obtained.
  • flip-chip type semiconductor chips are often multiple-pin and high-speed logic devices, so that it is important to allow the heat generated from the semiconductor chip to be dissipated with a good efficiency.
  • the electrode pad 40 By performing a patterning process on this Cu foil 40 a , the electrode pad 40 can be formed ( FIG. 12B ).
  • the process of patterning the Cu foil 40 a can be performed by adopting a subtractive technique by which a predetermined part of the Cu foil 40 a is removed by etching after forming a photoresist and performing an exposure and development process. Thereafter, the steps described in FIGS. 4A to 9C are carried out to obtain a semiconductor device shown in FIG. 13 .
  • the insulating adhesive 88 functions as an adhesive to the base substrate 90 , so that a non-photosensitive insulating film having a larger thickness (for example, about 10 to 30 ⁇ m) as compared with the non-photosensitive resin layer 20 described in FIG. 1 and without having an adhesive function such as a high-strength PI film or liquid crystal polymer can be used as the first layer.
  • a non-photosensitive PI film generally has mechanical properties with a breakage strength of 100 MPa or higher and a breakage elongation ratio of 100% or higher, thus having a crack-resistance property of the maximum level among the currently existing insulating materials. For this reason, a coreless-type multi-layer interconnect substrate being further excellent in the resin crack-resistance property can be obtained.
  • an insulating adhesive may be present between the Cu foil 40 a and the insulating film 86 .
  • this RCC may be made of a multi-layer structure of Cu foil 40 a /insulating adhesive/insulating film 86 /insulating adhesive 88 .

Abstract

An interconnect substrate includes an interconnect, an insulating layer, a non-photosensitive resin layer, a photosensitive resin layer, a first electrode pad, and a second electrode pad. The non-photosensitive resin layer is constructed with a non-photosensitive insulating material. Also, the non-photosensitive resin layer has a first opening. The photosensitive resin layer is constructed with a photosensitive insulating material. Also, the photosensitive resin layer has a second opening. The opening area of the second opening is larger than that of the first opening. The first electrode pad is disposed on the first surface side of the insulating layer. The first electrode pad is exposed to the first opening. The second electrode pad is disposed on the second surface side of the insulating layer. The second electrode pad is exposed to the second opening.

Description

  • This application is based on Japanese Patent application NO 2006-022809, the content of which is incorporated hereinto by reference.
    • BACKGROUND
  • 1. Technical Field
  • The present invention relates to an interconnect substrate and a semiconductor device using the same as well as to methods of manufacturing those.
  • 2. Related Art
  • As a conventional interconnect substrate, there is one disclosed in Japanese Laid-open patent publication No. 2004-111536, for example. The interconnect substrate disclosed in this document is manufactured as follows. First, a first insulating layer is formed on one surface of a base metal plate. Next, a first electrode pad to which a semiconductor chip such as an LSI is to be connected is formed on the first insulating layer. Subsequently, an interconnect layer made of a multi-layer interconnect and an insulator covering this is formed on the first electrode pad.
  • Thereafter, a second electrode pad which is to be connected to a printed interconnect substrate such as a mother board is formed on the interconnect layer. Further, after a second insulating layer is formed on the second electrode pad, an opening (second opening) is formed in the second insulating layer so that the second electrode pad is exposed. Next, the base metal plate is removed by etching. Subsequently, an opening (first opening) is formed in the first insulating layer so that the first electrode pad is exposed. The above process completes a coreless-type multi-layer interconnect substrate.
  • Here, the second electrode pad that is to be connected to the printed interconnect substrate has an larger area than the first electrode pad to which the semiconductor chip is to be connected. In accordance therewith, the second opening has a larger opening area than the first opening.
  • As prior art documents related to the present invention, there are, for example, Japanese Laid-open patent publication Nos. 2005-302922, 2005-302943, 2005-302968, and 2005-302969 in addition to Japanese Laid-Open patent publication No. 2004-111536.
    • SUMMARY OF THE INVENTION
  • The present inventor has found out the following problem. That is, in order to form a second opening having a relatively large opening area, it is preferable to use the photolithography method. This is because it is not easy to form an opening having a large opening area by laser processing. Then, in order to use the photolithography method, the second insulating layer in which the second opening is to be formed must be constructed with a photosensitive material.
  • However, in general, an insulating layer constructed with a photosensitive material is inferior in terms of mechanical strength as compared with an insulating layer constructed with a non-photosensitive material. Decrease in the mechanical strength of the insulating layer leads to decrease in the reliability of the interconnect substrate and in the semiconductor device provided therewith.
  • According to the present invention, there is provided an interconnect substrate including: an interconnect; an insulating layer covering the interconnect; a first layer provided on a first surface of the insulating layer and constructed with a non-photosensitive insulating material, the first layer having a first opening; a second layer provided on a second surface of the insulating layer, which is a surface opposite to the first surface, and constructed with a photosensitive insulating material, the second layer having a second opening with an opening area larger than that of the first opening; a first electrode pad provided on the first surface side of the insulating layer and exposed to the first opening; and a second electrode pad provided on the second surface side of the insulating layer and exposed to the second opening.
  • In this interconnect substrate, the second layer is constructed with a photosensitive insulating material. This allows use of the photolithography method in forming the second opening having a relatively large opening area. Therefore, the second opening can be easily formed. On the other hand, the first layer in which the first opening having a relatively small opening area is to be formed is constructed with a non-photosensitive insulating material. Accordingly, the first layer being excellent in mechanical strength can be obtained. Thus, an interconnect substrate facilitating the manufacture thereof and having a high reliability is realized.
  • According to the present invention, there is also provided a semiconductor device including: the interconnect substrate described above; and a semiconductor chip connected to the first electrode pad. This semiconductor device is provided with the above-described interconnect substrate. Thus, a semiconductor device facilitating the manufacture thereof and having a high reliability is realized.
  • According to the present invention, there is also provided a method of manufacturing an interconnect substrate, including: forming a first layer constructed with a non-photosensitive insulating material on a supporting substrate; forming a first electrode pad on the first layer; forming an interconnect and an insulating layer covering the interconnect on the first electrode pad; forming a second electrode pad on the insulating layer; forming a second layer constructed with a photosensitive insulating material so as to cover the second electrode pad; forming a second opening in the second layer so that the second electrode pad is exposed; removing the supporting substrate after forming the second opening; and forming a first opening in the first layer after removing the supporting substrate so that the first electrode pad is exposed, the first opening having an opening area smaller than that of the second opening.
  • According to the present invention, there is also provided a method of manufacturing a semiconductor device, including: forming a first layer constructed with a non-photosensitive insulating material on a supporting substrate; forming a first electrode pad on the first layer; forming an interconnect and an insulating layer covering the interconnect on the first electrode pad; forming a second electrode pad on the insulating layer; forming a second layer constructed with a photosensitive insulating material so as to cover the second electrode pad; forming a second opening in the second layer so that the second electrode pad is exposed; removing the supporting substrate after forming the second opening; forming a first opening in the first layer after removing the supporting substrate so that the first electrode pad is exposed, the first opening having an opening area smaller than that of the second opening; and connecting a semiconductor chip to the first electrode pad that is exposed to the first opening.
  • In these manufacturing methods, the second layer constructed with a photosensitive insulating material is formed. This allows use of the photolithography method in forming the second opening having a relatively large opening area. Therefore, the second opening can be easily formed. On the other hand, as the layer in which the first opening having a relatively small opening area is to be formed, the first layer constructed with a non-photosensitive insulating material is formed. Accordingly, the first layer being excellent in mechanical strength can be obtained. Thus, an interconnect substrate and a semiconductor device having a high reliability can be easily manufactured.
  • According to the present invention, an interconnect substrate and a semiconductor device facilitating the manufacture thereof and having a high reliability as well as methods of manufacturing those are realized.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other objects, advantages and features of the present invention will be more apparent from the following description taken in conjunction with the accompanying drawings, in which:
  • FIG. 1 is a cross-sectional view illustrating the first embodiment of an interconnect substrate and a semiconductor device according to the present invention;
  • FIGS. 2A and 2B are cross-sectional views illustrating a part of the semiconductor device of FIG. 1;
  • FIGS. 3A to 3C are process views illustrating one example of a method of manufacturing the semiconductor device of FIG. 1;
  • FIGS. 4A to 4C are process views illustrating one example of a method of manufacturing the semiconductor device of FIG. 1;
  • FIGS. 5A to 5C are process views illustrating one example of a method of manufacturing the semiconductor device of FIG. 1;
  • FIGS. 6A to 6C are process views illustrating one example of a method of manufacturing the semiconductor device of FIG. 1;
  • FIGS. 7A to 7C are process views illustrating one example of a method of manufacturing the semiconductor device of FIG. 1;
  • FIGS. 8A to 8C are process views illustrating one example of a method of manufacturing the semiconductor device of FIG. 1;
  • FIGS. 9A to 9C are process views illustrating one example of a method of manufacturing the semiconductor device of FIG. 1;
  • FIG. 10 is a cross-sectional view for describing a modified example of the embodiment;
  • FIG. 11 is a cross-sectional view for describing a modified example of the embodiment;
  • FIGS. 12A and 12B are cross-sectional views for describing a modified example of the embodiment;
  • FIG. 13 is a cross-sectional view for describing a modified example of the embodiment;
  • FIGS. 14A and 14B are cross-sectional views for describing one example of a conventional flip-chip type semiconductor device;
  • FIGS. 15A to 15C are process views illustrating a method of manufacturing a conventional build-up substrate; and
  • FIGS. 16A to 16C are process views illustrating a method of manufacturing the conventional build-up substrate.
    •  DETAILED DESCRIPTION
  • The invention will be now described herein with reference to illustrative embodiments. Those skilled in the art will recognize that many alternative embodiments can be accomplished using the teachings of the present invention and that the invention is not limited to the embodiments illustrated for explanatory purposes.
  • Hereafter, with reference to the attached drawings, preferable embodiments of an interconnect substrate and a semiconductor device according to the present invention as well as a method of manufacturing these will be described in detail. Here, in the description of the drawings, like elements are denoted with like reference symbols, and a description thereof will not be repeated.
  • FIG. 1 is a cross-sectional view illustrating the first embodiment of an interconnect substrate and a semiconductor device according to the present invention. The semiconductor device 1 includes an interconnect substrate 10 and a semiconductor chip 60. The interconnect substrate 10 includes an interconnect 12, an insulating layer 14, a non photosensitive resin layer 20 (first layer) a photosensitive resin layer 30 (second layer), an electrode pad 40 (first electrode pad), and an electrode pad 50 (second electrode pad). This interconnect substrate 10 is a coreless multi-layer interconnect substrate that does not have a core substrate.
  • The interconnect 12 is covered with the insulating layer 14. Also, the interconnect 12 is disposed in a plurality of layers in the insulating layer 14. Namely, the interconnect 12 has a multi-layer interconnect structure. The non-photosensitive resin layer 20 is disposed on the surface S1 (first surface) of the insulating layer 14. The non-photosensitive resin layer 20 is constructed with a non-photosensitive insulating material. The non-photosensitive resin layer 20 may have a multi-layer structure in which a plurality of layers constructed with different non-photosensitive insulating materials are laminated. Also, the non-photosensitive resin layer 20 has an opening 22 (first opening).
  • The photosensitive resin layer 30 is disposed on the surface S2 (second surface) of the insulating layer 14. The surface S2 is a surface opposite to the surface S1. The photosensitive resin layer 30 is constructed with a photosensitive insulating material. Also, the photosensitive resin layer 30 has an opening 32 (second opening). The opening area of the opening 32 is larger than that of the opening 22.
  • The electrode pad 40 is disposed on the surface S1 side of the insulating layer 14. Specifically, the electrode pad 40 is disposed in a surface layer on the surface S1 side of the insulating layer 14. The electrode pad 40 is exposed to the opening 22. Namely, the above-described opening 22 is located above the electrode pad 40. This electrode pad 40 is an electrode pad to which the semiconductor chip 60 is to be connected. Also, the material constituting the electrode pad 40 is, for example, a single element Cu.
  • The electrode pad 50 is disposed on the surface S2 side of the insulating layer 14. Specifically, the electrode pad 50 is disposed on the surface S2 of the insulating layer 14. The electrode pad 50 is exposed to the opening 32. Namely, the above-described opening 32 is located above the electrode pad 50. This electrode pad 50 is an electrode pad that is to be connected to a printed interconnect substrate (not shown) such as a mother board.
  • Here, the area of the electrode pad 50 is larger than that of the electrode pad 40. The arrangement pitch of the electrode pad 50 is also larger than that of the electrode pad 40. Also, the opening area of the opening 22 is smaller than that of the electrode pad 40. Similarly, the opening area of the opening 32 is smaller than that of the electrode pad 50.
  • With reference to FIGS. 2A and 2B, the electrode pad 40 and the electrode pad 50 will be described in more detail. These figures are cross-sectional views illustrating a part of the semiconductor device 1. As shown in FIG. 2A, a multi-layer film 42 is disposed on a part of the electrode pad 40 that is exposed to the opening 22. This multi-layer film 42 is made by lamination of a Ni film 42 a disposed on the electrode pad 40 and an Au film 42 b disposed on the Ni film 42 a. Similarly, as shown in FIG. 2B, a multi-layer film S2 is disposed on a part of the electrode pad 50 that is exposed to the opening 32. This multi-layer film 52 is made by lamination of a Ni film 52 a disposed on the electrode pad 50 and an Au film 52 b disposed on the Ni film 52 a.
  • Returning to FIG. 1, the semiconductor chip 60 is connected to the electrode pad 40 of the interconnect substrate 10. Specifically, the semiconductor chip 60 has a bump electrode 62, and this bump electrode 62 is connected to the electrode pad 40 via a solder 72. Namely, the semiconductor chip 60 is connected in a flip-chip manner to the interconnect substrate 10. The semiconductor chip 60 may be, for example, an LSI.
  • The gap between the interconnect substrate 10 and the semiconductor chip 60 is filled with an underfill resin 74. Further, the semiconductor chip 60 is covered with a sealing resin 76. Also, to the above-described electrode pad 50, a solder ball 78 functioning as an external electrode terminal of the semiconductor device 1 is connected. However, as an external electrode terminal, a pin-shaped one or a column-shaped one having a cylindrical form can be used instead of the solder ball 78.
  • With reference to FIGS. 3A to 9C, one example of a method of manufacturing the semiconductor device 1 will be described as one embodiment of the method of manufacturing an interconnect substrate and a semiconductor device according to the present invention. To sum up, this manufacturing method includes the following steps (a) to (i):
  • (a) forming the non-photosensitive resin layer 20 on a base substrate 90 (supporting substrate);
    (b) forming the electrode pad 40 on the non-photosensitive resin layer 20;
    (c) forming the interconnect 12 and the insulating layer 14 covering the interconnect 12 on the electrode pad 40;
    (d) forming the electrode pad 50 on the insulating layer 14;
    (e) forming the photosensitive resin layer 30 so as to cover the electrode pad S0;
    (f) forming the opening 32 in the photosensitive resin layer 30 so that the electrode pad 50 is exposed;
    (g) removing the base substrate 90 after forming the opening 32;
    (h) forming the opening 22 in the non-photosensitive resin layer 20 after removing the base substrate 90 so that the electrode pad 40 is exposed; and
    (i) connecting the semiconductor chip 60 to the electrode pad 40 that is exposed to the opening 22.
  • More specifically, first, the base substrate 90 is prepared (FIG. 3A). Here, it is preferable to prepare the base substrate 90 having a high flatness and a high mechanical strength. The base substrate 90 is constructed, for example, with a metal material or a metal alloy material such as SUS or Cu as major components.
  • Next, the non-photosensitive resin layer 20 is formed on one surface of the base substrate 90 (FIG. 3B). The breakage strength and the breakage elongation ratio of the non-photosensitive resin layer 20 are preferably 50 MPa or more and 10% or more, respectively. The non-photosensitive resin layer 20 can be easily formed by the vacuum lamination method or the vacuum pressing method using an insulating resin film in a half-cured state made of an epoxy-based, cyanate-based, or polyolefin-based resin. Also, the non-photosensitive resin layer 20 can be formed by coating with a material in a liquid form such as PI (polyimide).
  • Next, the electrode pad 40 is formed at a predetermined position on the non-photosensitive resin layer 20 (FIG. 5C). For example, the electrode pad 40 made of a Cu material can be formed by the semi-additive processing method using a general non-electrolytic Cu plating seed. Here, assuming an FC (flip-chip) device having a area array arrangement as an LSI (semiconductor chip 60) to be mounted, the FC terminal pitch of the area array arrangement is, for example, about 150 to 250 μm. Also, the diameter of the electrode pad 40 is, for example, about 60 to 100 μm.
  • Next, an insulating layer 14 a is formed on the electrode pad 40 (FIG. 4A). The insulating layer 14 a can be easily formed by the vacuum lamination method or the vacuum pressing method described above. Also, as a different technique for forming the insulating layer 14 a, there may be raised a method of forming an insulating material in a liquid form by the spin coating method as well as the CVD (chemical vapor deposition) method and the PVD (physical vapor deposition) method by applying the plasma surface treatment technique, and the like.
  • Next, a process of partially removing the insulating layer 14 a is carried out, whereby an opening 16 a is formed (FIG. 4B). Here, when the insulating layer 14 a is constructed with a photosensitive material, the opening 16 a can be formed by performing the exposure and development process. On the other hand, when the insulating layer 14 a is constructed with a non-photosensitive material, the opening 16 a can be formed by the laser processing. In the latter case, the opening 16 a may be formed with use of the dry etching technique by applying the plasma surface treatment technique after a pattern of a photoresist is formed.
  • Here, in consideration of the crack-resistance property of the insulating layer 14 a, it is preferable to apply a non-photosensitive material generally being excellent in breakage strength and breakage elongation ratio. Also, by considering the reliability of the products, the non-photosensitive resin layer 20 and the insulating layer 14 a may be formed with the same non-photosensitive material.
  • Next, the interconnect 12 is formed on the insulating layer 14 a (FIG. 4C). In forming the interconnect 12, the semi-additive processing method can be used. In this processing method, first, a power-feeding layer (seed metal) for electrolytic plating is formed on the entire surface of the insulating layer 14 a by non-electrolytic Cu plating or the sputtering method of Ti/Cu or the like. Next, after coating with a photoresist and performing an exposure and development process so that a predetermined interconnect pattern is stripped bare, an interconnect pattern of Cu or the like is formed by using the electrolytic plating method. Subsequently, after the photoresist is peeled off, the underlying power-feeding layer is removed by etching with use of the interconnect pattern as a mask. This completes the interconnect 12.
  • Thereafter, the above-described steps from forming the insulating layer 14 a to forming the interconnect 12 is repeated for a predetermined number of times to obtain a multi layer interconnect structure. Namely, in this example, after an insulating layer 14 b is formed on the insulating layer 14 a, an opening 16 b is formed in the insulating layer 14 b (FIG. 5A). The interconnect 12 is formed on the insulating layer 14 b (FIG. 5B). Further, after an insulating layer 14 c is formed on the insulating layer 14 b, an opening 16 c is formed in the insulating layer 14 c (FIG. 5C). The above process completes the insulating layer 14.
  • Next, the electrode pad 50 is formed by the above-described semi-additive processing method or the like at a predetermined position on the uppermost layer of the multi-layer interconnect, namely, on the insulating layer 14 c (FIG. 6A). Assuming that the electrode pad 50 is to be connected to a mother board, the arrangement pitch of the electrode pad 50 is, for example, about 0.4 to 1.0 mm. Also, the diameter of the electrode pad 50 is, for example, about 0.18 to 0.6 mm.
  • Next, the photosensitive resin layer 30 is formed on the insulating layer 14 so as to cover the electrode pad 50. Further, an opening 32 is formed in the photosensitive resin layer 30 so that the electrode pad 50 is exposed (FIG. 6B). It is preferable that the opening 32 is formed by the photolithography method.
  • Next, the base substrate 90 is removed by chemical etching or the like (FIG. 6C). At this time, the non-photosensitive resin layer 20 functions as an etching barrier layer. Here, when the material of the base substrate 90 is a Cu-based metal, the Cu-based metal can be selectively removed by etching with use of an aqueous solution of cupric chloride or an ammonia-based alkali etchant. Also, when the material of the base substrate 90 is an SUS-based metal, the SUS-based metal can be removed by etching with use of an aqueous solution of ferric chloride.
  • Next, an opening 22 is formed in the non-photosensitive resin layer 20 so that the electrode pad 40 is exposed (FIG. 7A). The opening 22 is preferably formed by the laser processing. Here, when a carbonized resin layer (smear layer) or the like is generated at the bottom of the opening 22 by the laser processing, a desmear treatment may be carried out by permanganate processing or the like after the laser processing.
  • Next, the multi-layer film 42 is formed on a part of the electrode pad 40 that is exposed to the opening 22, and the multi-layer film 52 is formed on a part of the electrode pad 50 that is exposed to the opening 32 (FIG. 7B). The multi-layer film 42 and the multi-layer film 52 can be formed by the non-electrolytic plating method. The above completes the interconnect substrate 10. Here, an electrical test (open/short test) of the interconnect substrate 10 may be carried out by using a probe for electrical test with use of the electrode pad 40 and the electrode pad 50 on which the multi-layer film 42 and the multi-layer film 52 are formed, respectively, as electrodes.
  • Subsequently, after a printed mask M1 is formed on the non-photosensitive resin layer 20, an ordinary printing process is carried out using a solder paste 72 a and a printing squeegee 92 (FIG. 7C). After the solder paste 72 a is placed in the opening 22 by this process, a soldering process such as IR reflow is carried out to form the solder 72 (preparatory solder part) (FIG. 8A).
  • Next, the semiconductor chip 60 is mounted in a flip-chip manner on the electrode pad 40 of the interconnect substrate 10 (FIG. 8B). At this time, when the bump electrode 62 of the semiconductor chip 60 is a solder containing a metal material such as Sn or Pb as a major component, the semiconductor chip 60 can be mounted in a flip-chip manner by the heated reflow process using a flux. Also, when the bump electrode 62 is a solder containing a metal material such as Au or In as a major component, the semiconductor chip 60 can be mounted in a flip-chip manner by the thermal press-bonding method.
  • Thereafter, the gap between the semiconductor chip 60 and the interconnect substrate 10 is filled with the insulating underfill resin 74 (FIG. 8C). In this example, the side surface of the semiconductor chip 60 is also covered with the underfill resin 74. The underfill resin 74 can be formed by a sealing technique using an underfill material in a liquid form, or by a transfer sealing technique, or the like. By providing the underfill resin 74, the semiconductor chip 60 and the interconnect 10 as well as the connection part thereof can be effectively protected.
  • Thereafter, the sealing resin 76 is formed on the interconnect substrate 10 so as to cover the semiconductor chip 60 (FIG. 9A). The sealing resin 76 can be formed by a transfer sealing technique, by an injection sealing technique, or the like. By providing the sealing resin 76, improvement in the mechanical strength and improvement in the humidity resistance as a semiconductor package of the semiconductor device 1 can be achieved.
  • Thereafter, the solder ball 78 containing a metal material such as Sn as a major component is connected to the electrode pad 50 (FIG. 9B). The solder ball 78 can be connected, for example, by applying a flux selectively onto the electrode pad 50 and then mounting the solder ball 78 and performing a heat treatment by the IR reflow process.
  • Thereafter, a cutting and separating technique using a dicing blade or the like is used to divide the wafer into individual pieces (FIG. 9C). The above process completes the semiconductor device 1.
  • The effects of the present embodiment will be described. In the interconnect 10, the photosensitive resin layer 30 is constructed with a photosensitive insulating material. This allows use of the photolithography technique in forming the opening 32 having a relatively large opening area. Therefore, the opening 32 can be easily formed.
  • On the other hand, one may consider forming the opening 32 by laser processing. However, regarding the laser processing, the upper limit of the processing diameter per one shot is about 100 μm, so that it is not suitable for forming the electrode pad 50 having a diameter of about 180 to 600 μm. Also, it may be considered to form the opening 32 by a dry etching technique. However, a dry etching apparatus adopting the vacuum technique is generally extremely expensive. Moreover, a process of coating with a photoresist and performing exposure and development will be needed. This raises a problem of inviting an increase in the production costs. Due to these reasons, it is preferable to use the photolithography method in forming the opening 32.
  • On the other hand, the non-photosensitive resin layer 20 in which the opening 22 having a relatively small opening area is formed is constructed with a non-photosensitive insulating material. Generally, a non-photosensitive material is excellent in mechanical strength and in breakage elongation ratio as compared with a photosensitive material. For this reason, by adopting the non-photosensitive resin layer 20, defects such as insulating resin cracks can be refrained from being generated in the interconnect substrate 10, thereby improving the reliability of the interconnect substrate 10. Thus, the interconnect substrate 10 facilitating the manufacture thereof and having a high reliability is realized. Also, the semiconductor device 1 is provided with this interconnect substrate 10. Thus, the semiconductor device 1 facilitating the manufacture thereof and having a high reliability is realized.
  • The opening area of the opening 22 is smaller than the area of the electrode pad 40. For this reason, a part of the surface (surface exposed to the opening 22) of the electrode pad 40 is constructed so as to be covered with the non-photosensitive resin layer 20. This prevents the electrode pad 40 from being peeled off from the insulating layer 14. Similarly, the opening area of the opening 32 is smaller than the area of the electrode pad 50. For this reason, a part of the surface (surface exposed to the opening 32) of the electrode pad 50 is constructed so as to covered with the photosensitive resin layer 30. This prevents the electrode pad 50 from being peeled off from the insulating layer 14.
  • The multi-layer film 42 (See FIG. 2A) is disposed on a part of the electrode pad 40 that is exposed to the opening 22. This improves the stability of solder bonding in forming the solder 72. Also, in the case of performing the above-described electrical test, the contact resistance between the electrode pad 40 and the probe for testing can be stabilized. Similarly, the multi-layer film 52 (See FIG. 2B) is disposed on a part of the electrode pad 50 that is exposed to the opening 32. This improves the stability of solder bonding in forming the solder ball 78. Also, in the case of performing the above-described electrical test, the contact resistance between the electrode pad 50 and the probe for testing can be stabilized.
  • The solder 72 is provided as a preparatory solder part in the opening 22. This improves the stability of the soldering process in connecting the semiconductor chip 60 in a flip-chip manner. In particular, when the size of the semiconductor chip 60 is 15 mm square or more, the degree of parallelness of the electrode pad 40 tends to be severe due to warpage of the interconnect substrate 10. For this reason, when considering the production process, it will be important to form the solder 72. On the other hand, when the size of the semiconductor chip 60 is less than 15 mm square, the above-described tendency is not seen, so that it is not important to form the solder 72.
  • Also, in the manufacturing method of the present embodiment, a multi-layer interconnect layer is formed on the base substrate 90. This restricts the multi-layer interconnect layer mechanically to the base substrate 90, so that a high flatness can be maintained. Further, the multi-layer interconnect layer has an excellent stability in term of thermal distribution. Therefore, a manufacturing method is realized that is excellent in production yield and suitable for forming interconnects having a fine pitch.
  • On the other hand, in the case of an ordinary build-up substrate, the pattern pitch has a limit of 10 μm/10 μm in line and space because of the warpage or fine irregularity of FR-4, 5 or BT-based core substrate. Moreover, since the warpage of the core substrate is large, variation in the focal depth during the pattern exposure is liable to occur, resulting in the deterioration of the stability of the manufacturing process. Therefore, the conventional manufacturing methods have a technical limit in view of forming a fine pattern and in view of drastic improvement of the production costs.
  • Also, in the manufacturing method of the present embodiment, the non-photosensitive resin layer 20 functions as an etching harrier layer in removing the base substrate 90. This can protect the electrode pad 40. Therefore, the stability of the process of manufacturing the interconnect substrate 10 will be improved, thereby improving the productivity.
  • With reference to FIGS. 14A and 14B, one example of a conventional flip-chip type semiconductor device will be described. This semiconductor device includes a semiconductor chip 100 shown in FIG. 14A. On the surface of the semiconductor chip 100, protruding bumps 102 constructed with an electrically conductive material such as solder, Au, or an Sn—Ag-based alloy are formed. The bumps 102 are formed on the external terminals that are formed in a predetermined arrangement on the peripheries of the chip or on the active region, namely, on the external terminals formed in an area array arrangement.
  • As shown in FIG. 14B, this semiconductor chip 100 is mounted on a multi-layer interconnect substrate 110. On this multi-layer interconnect substrate 110, electrode pads (not shown) arranged in the same pattern as the arrangement pattern of the bumps 102 are formed. In mounting the semiconductor chip 100 on the multi-layer interconnect substrate 110, when solder is used as a material of the bumps 102, an IR reflow process using a flux is typically carried out.
  • However, after the semiconductor chip is mounted on the multi-layer interconnect substrate, there has been a problem that, due to mismatch of the linear expansion coefficient between these, the temperature cycle characteristics are inferior particularly among the mounting reliabilities. In order to solve the problem, the following measures have been conventionally taken.
  • First, in order to approximate the linear expansion coefficient of the multi-layer interconnect substrate to the linear expansion coefficient of silicon, there have been attempts to minimize the mismatch of the linear expansion coefficient to improve the mounting reliability by using a ceramic-based material such as ALN, mullite, or glass ceramics, which is an expensive material. These attempts have been effective in view of the improvement in the mounting reliability. However, since an expensive ceramic-based material is used as a material of the multi-layer interconnect substrate, use of the interconnect substrate has been limited generally to application of a high-end supercomputer or a large-scale computer.
  • On the other hand, in recent years, as a technique that can improve the mounting reliability with use of a multi-layer interconnect substrate using an organic material having a relatively low price and having a large linear expansion coefficient in flip-chip mounting, a technique of placing an underfill resin between a semiconductor chip and a multi-layer interconnect substrate using an organic material is becoming popular. This technique is a technique such that, by placing an underfill resin between a semi conductor chip and a multi-layer interconnect substrate using an organic material, a shear stress acting on a bump connection part located between the semiconductor chip and the multi-layer interconnect substrate using an organic material is dispersed thereby to improve the mounting reliability.
  • According to this technique, by allowing an underfill resin to intervene between the semiconductor chip and the multi-layer interconnect substrate using an organic material, a multi layer interconnect substrate having a low price and using an organic material can be used. In the meantime, however, the following problem is raised when a void is present in the underfill resin or when an adhesion property at the interface between the underfill resin and the semiconductor chip or at an interface between the underfill resin and the multi-layer interconnect substrate using an organic material is poor. Namely, it is a problem that an interface exfoliation phenomenon is induced in the moisture-absorbing reflow process of the product, thereby generating defects in the product. For this reason, the above-described technique cannot generally promote the cost reduction of the flip-chip type semiconductor devices.
  • Also, generally in a flip-chip type semiconductor device, a multi-layer interconnect substrate referred to as a build-up substrate is typically used as a multi-layer interconnect substrate using an organic material in view of the minimum pitch of the bump arrangement pattern and the number of pins.
  • With reference to FIGS. 15A to 16C, a method of producing a conventional build-up substrate will be described. First, a core substrate 120 is prepared in which a Cu foil having a thickness of 10 to 40 μm is bonded on both surfaces of an insulating glass epoxy base material such as represented by FR4, FR5, or BT substrate (FIG. 15A). This Cu foil is subjected to a patterning process to become an interconnect 122. Further, in order to establish electrical connection between the upper and lower interconnects 122, a through-hole part 124 is formed. The through-hole part 124 can be formed by boring through a drilling process or the like and then performing a through-hole plating process. At this time, in consideration of the process stability in later steps and the product quality stability of the substrate, the inside of the through-hole part 124 is typically filled with an insulating resin 126 for filling a through-hole.
  • Next, an insulating resin 128 is formed on the interconnects 122 that are present above and below the core substrate 120. Thereafter, an opening 129 is formed at a predetermined position of the insulating resin 128 by the chemical etching method using a photoresist technique or by the laser processing technique or the like (FIG. 15B). Next, in order to ensure electrical connection between a power-feeding layer of an electrolytic Cu plating process and the interconnect 122 on the core substrate 120, a metal thin-film layer 130 is formed by the sputtering method using a metal such as Ti/Cu, the non-electrolytic Cu plating method, or the like (FIG. 15C).
  • Thereafter, in order to form an interconnect pattern by the electrolytic Cu plating process, a mask M2 such as a photoresist or a dry film having a thickness of about 20 to 40 μm is formed on the metal thin-film layer 130, and an exposure and development process is carried out (FIG. 16A). Thereafter, an interconnect pattern part 132 is formed by the electrolytic Cu plating process using the metal thin-film layer 130 as a power-feeding layer (FIG. 16B). Next, after peeling the mask M2 off, the metal thin-film layer 130 is removed by a wet etching process using the interconnect pattern part 132 as a mask, so as to let the interconnect pattern part 132 be electrically independent (FIG. 16C). The above-described steps from forming the insulating resin 128 to forming the interconnect pattern part 132 are repeated to obtain a multi-layer interconnect substrate.
  • However, according to this manufacturing method, in order to ensure the thickness of the interconnect pattern part 132 in consideration of the alleviation of stress caused by mismatch of the thermal expansion coefficient with the core substrate 120 and the reliability of the multi-layer interconnect substrate such as the connection via part reliability, a photoresist or a dry film having a thickness of about 20 to 40 μm must be used. Therefore, in forming the pattern in the exposure and development process, about 30 μm has been a limit even with the minimum pitch. As a result of this, there have been problems such that the high densification of the multi-layer interconnect substrate and the scale reduction of the substrate shape cannot be promoted.
  • Also, typically in the production of a build-up substrate, a technique is adopted such that the products are fabricated collectively on a large panel having a size of about 500 mm×600 mm, and individual single multi-layer interconnect substrates are taken out by performing a cutting process in the final step. Therefore, if the outer dimension of the single multi-layer interconnect substrates can be reduced in size, the number of substrates that can be taken out per one panel can be increased. However, in the current method of manufacturing a build-up substrate, the interconnect pattern pitch can be made to be only about 30 μm at the minimum, as described above. For this reason, the outer dimension of the single multi-layer interconnect substrates cannot be reduced, so that it has been difficult to reduce the costs of the multi-layer interconnect substrates to a large extent.
  • Such a method of manufacturing the multi-layer interconnect substrates further has a problem of warpage. The core substrate itself has warpage, and the mismatch of the resist pattern is induced by the existing warpage in the exposure and development process for forming the build-up interconnect pattern. The mismatch of the resist pattern will invite the decrease in the production yield.
  • Also, in order to restrain the warpage of the core substrate, a build-up layer must be formed on both sides of the core substrate, thereby necessitating the forming of the build-up interconnect layers that are not originally needed. As a result of this, it will be an organic-based multi-layer interconnect substrate that is compelled layer multiplication more than needed. This induces decrease in the production yield, and it has been extremely difficult to reduce the production costs thereof.
  • In contrast, according to the interconnect substrate 10 and the semiconductor device 1 of the present embodiment described above as well as the production method thereof, all of the problems associated with the conventional techniques described in FIGS. 14A to 16C can be solved.
  • The interconnect substrate and the semiconductor device according to the present invention as well as the production method thereof are not limited to the above-described embodiments, so that various modifications can be made. For example, referring to FIG. 10, a semiconductor chip 66 (second semiconductor chip) may be disposed on the semiconductor chip 60 (first semiconductor chip). The semiconductor chip 66 is stacked on the back surface of the semiconductor chip 60 via an adhesive 67. Also, the semiconductor chip 66 is connected to the electrode pad 10 via a bonding wire 68. With such a construction, a semiconductor device of multiple chip type can be obtained. Also, when a semiconductor chip having a different function from the semiconductor chip 60 is used as the semiconductor chip 66, multiplication of functions of the semiconductor device can be achieved. Here, in the present example, semiconductor chips are stacked in two stages; however, the semiconductor chips may be stacked in three or more stages.
  • Also, referring to FIG. 11, a heat sink 80 may be disposed on the semiconductor chip 60. The heat sink 80 is connected to the back surface of the semiconductor chip 60 via an adhesive 82. As the adhesive 82, those having a high thermal conductivity are preferably used. Also, the heat sink 80 is disposed on a region from the semiconductor chip 60 to the non-photosensitive resin layer 20, and the part disposed on the semiconductor chip 60 protrudes relative to the part disposed on the non-photosensitive resin layer 20. With such a construction, a semiconductor device being excellent in heat dissipation can be obtained. Generally, flip-chip type semiconductor chips are often multiple-pin and high-speed logic devices, so that it is important to allow the heat generated from the semiconductor chip to be dissipated with a good efficiency.
  • Also, referring to FIG. 12A, in the step of forming the first layer, a non-photosensitive insulating film 86 may be bonded as the first layer onto the base substrate 90 via an insulating adhesive 88. As the insulating film 86, those having a high strength and a high elongation property are preferably used. In FIG. 12A, a Cu foil 40 a is formed on the insulating film 86. Namely, on the base substrate 90, an RCC (resin coated copper) with an adhesive, which is made of a multi layer structure of Cu foil 40 a/insulating film 86/insulating adhesive 88 is disposed. By performing a patterning process on this Cu foil 40 a, the electrode pad 40 can be formed (FIG. 12B). The process of patterning the Cu foil 40 a can be performed by adopting a subtractive technique by which a predetermined part of the Cu foil 40 a is removed by etching after forming a photoresist and performing an exposure and development process. Thereafter, the steps described in FIGS. 4A to 9C are carried out to obtain a semiconductor device shown in FIG. 13.
  • According to such a construction, the insulating adhesive 88 functions as an adhesive to the base substrate 90, so that a non-photosensitive insulating film having a larger thickness (for example, about 10 to 30 μm) as compared with the non-photosensitive resin layer 20 described in FIG. 1 and without having an adhesive function such as a high-strength PI film or liquid crystal polymer can be used as the first layer. A non-photosensitive PI film generally has mechanical properties with a breakage strength of 100 MPa or higher and a breakage elongation ratio of 100% or higher, thus having a crack-resistance property of the maximum level among the currently existing insulating materials. For this reason, a coreless-type multi-layer interconnect substrate being further excellent in the resin crack-resistance property can be obtained.
  • Here, in the above-described RCC, an insulating adhesive may be present between the Cu foil 40 a and the insulating film 86. Namely, this RCC may be made of a multi-layer structure of Cu foil 40 a/insulating adhesive/insulating film 86/insulating adhesive 88.
  • It is apparent that the present invention is not limited to the above embodiment, and may be modified and changed without departing from the scope and spirit of the invention.

Claims (4)

1. A method of manufacturing an interconnect substrate, comprising:
forming a first layer constructed with a non-photosensitive insulating material on a supporting substrate;
forming a first electrode pad on said first layer;
forming an interconnect and an insulating layer covering said interconnect on said first electrode pad;
forming a second electrode pad on said insulating layer;
forming a second layer constructed with a photosensitive insulating material so as to cover said second electrode pad;
forming a second opening in said second layer so that said second electrode pad is exposed;
removing said supporting substrate after forming said second opening; and
forming a first opening in said first layer after removing said supporting substrate so that said first electrode pad is exposed, said first opening having an opening area smaller than that of said second opening.
2. The method of manufacturing an interconnect substrate as set forth in claim 1,
wherein in said forming of said second opening, said second opening is formed by photolithography method, and
in said forming of said first opening, said first opening is formed by laser processing.
3. The method of manufacturing an interconnect substrate as set forth in claim 1,
wherein, in said forming of said first layer, a non-photosensitive insulating film is bonded, as said first layer, onto said supporting substrate through an intermediary of an insulating adhesive.
4. A method of manufacturing a semiconductor device, comprising:
forming a first layer constructed with a non-photosensitive insulating material on a supporting substrate;
forming a first electrode pad on said first layer;
forming an interconnect and an insulating layer covering said interconnect on said first electrode pad;
forming a second electrode pad on said insulating layer;
forming a second layer constructed with a photosensitive insulating material so as to cover said second electrode pad;
forming a second opening in said second layer so that said second electrode pad is exposed;
removing said supporting substrate after forming said second opening;
forming a first opening in said first layer after removing said supporting substrate so that said first electrode pad is exposed, said first opening having an opening area smaller than that of said second opening; and
connecting a semiconductor chip to said first electrode pad that is exposed to said first opening.
US12/212,690 2006-01-31 2008-09-18 Method of manufacturing interconnect substrate and semiconductor device Abandoned US20090017613A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/212,690 US20090017613A1 (en) 2006-01-31 2008-09-18 Method of manufacturing interconnect substrate and semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2006022809A JP2007207872A (en) 2006-01-31 2006-01-31 Wiring board, semiconductor device and their manufacturing methods
JP2006-022809 2006-01-31
US11/657,571 US20070178686A1 (en) 2006-01-31 2007-01-25 Interconnect substrate, semiconductor device, and method of manufacturing the same
US12/212,690 US20090017613A1 (en) 2006-01-31 2008-09-18 Method of manufacturing interconnect substrate and semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/657,571 Division US20070178686A1 (en) 2006-01-31 2007-01-25 Interconnect substrate, semiconductor device, and method of manufacturing the same

Publications (1)

Publication Number Publication Date
US20090017613A1 true US20090017613A1 (en) 2009-01-15

Family

ID=38322628

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/657,571 Abandoned US20070178686A1 (en) 2006-01-31 2007-01-25 Interconnect substrate, semiconductor device, and method of manufacturing the same
US12/212,690 Abandoned US20090017613A1 (en) 2006-01-31 2008-09-18 Method of manufacturing interconnect substrate and semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/657,571 Abandoned US20070178686A1 (en) 2006-01-31 2007-01-25 Interconnect substrate, semiconductor device, and method of manufacturing the same

Country Status (3)

Country Link
US (2) US20070178686A1 (en)
JP (1) JP2007207872A (en)
CN (1) CN101013686B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100073894A1 (en) * 2008-09-22 2010-03-25 Russell Mortensen Coreless substrate, method of manufacturing same, and package for microelectronic device incorporating same
US20110121445A1 (en) * 2008-07-23 2011-05-26 Nec Corporation Semiconductor device and method for manufacturing the same
US20140008769A1 (en) * 2010-02-03 2014-01-09 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Cavity Adjacent to Sensitive Region of Semiconductor Die Using Wafer-Level Underfill Material

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101543144B (en) * 2007-03-14 2012-12-05 松下电器产业株式会社 Recognition mark, and circuit substrate manufacturing method
JP2009302427A (en) * 2008-06-17 2009-12-24 Shinko Electric Ind Co Ltd Semiconductor device, and method of manufacturing the same
JPWO2011089936A1 (en) * 2010-01-22 2013-05-23 日本電気株式会社 Functional element built-in board and wiring board
JP5565000B2 (en) * 2010-03-04 2014-08-06 カシオ計算機株式会社 Manufacturing method of semiconductor device
US8866301B2 (en) 2010-05-18 2014-10-21 Taiwan Semiconductor Manufacturing Company, Ltd. Package systems having interposers with interconnection structures
US9048233B2 (en) 2010-05-26 2015-06-02 Taiwan Semiconductor Manufacturing Company, Ltd. Package systems having interposers
KR101719636B1 (en) 2011-01-28 2017-04-05 삼성전자 주식회사 Semiconductor device and fabricating method thereof
TWI474444B (en) * 2011-12-28 2015-02-21 Princo Corp Package method of thin multi-layer substrate
TWI440412B (en) * 2011-12-28 2014-06-01 Princo Corp Package method of thin multi-layer substrate
TWI433621B (en) * 2011-12-28 2014-04-01 Princo Corp Package method of thin multi-layer substrate
CN103311132B (en) * 2013-05-20 2015-08-26 江苏长电科技股份有限公司 Plating-then-etchingtechnical technical method for multi-layer circuit substrate with metal frame
JP2017050464A (en) * 2015-09-03 2017-03-09 凸版印刷株式会社 Wiring board laminate, manufacturing method therefor, and manufacturing method for semiconductor device
TWI582903B (en) * 2015-12-02 2017-05-11 南茂科技股份有限公司 Semiconductor package structure and maufacturing method thereof
TWI582921B (en) * 2015-12-02 2017-05-11 南茂科技股份有限公司 Semiconductor package structure and maufacturing method thereof
TWI582864B (en) * 2015-12-09 2017-05-11 南茂科技股份有限公司 Semiconductor package structure and manufacturing method thereof
CN115547846A (en) * 2019-02-21 2022-12-30 奥特斯科技(重庆)有限公司 Component carrier, method for manufacturing the same, and electrical device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5625221A (en) * 1994-03-03 1997-04-29 Samsung Electronics Co., Ltd. Semiconductor assembly for a three-dimensional integrated circuit package
US5886362A (en) * 1993-12-03 1999-03-23 Motorola, Inc. Method of reflowing solder bumps after probe test
US6235544B1 (en) * 1999-04-20 2001-05-22 International Business Machines Corporation Seed metal delete process for thin film repair solutions using direct UV laser
US20040069840A1 (en) * 2001-09-24 2004-04-15 Mackay John T. Method and apparatus for filling a mask with solder paste

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5587882A (en) * 1995-08-30 1996-12-24 Hewlett-Packard Company Thermal interface for a heat sink and a plurality of integrated circuits mounted on a substrate
US5893726A (en) * 1997-12-15 1999-04-13 Micron Technology, Inc. Semiconductor package with pre-fabricated cover and method of fabrication
JP3908157B2 (en) * 2002-01-24 2007-04-25 Ｎｅｃエレクトロニクス株式会社 Method of manufacturing flip chip type semiconductor device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5886362A (en) * 1993-12-03 1999-03-23 Motorola, Inc. Method of reflowing solder bumps after probe test
US5625221A (en) * 1994-03-03 1997-04-29 Samsung Electronics Co., Ltd. Semiconductor assembly for a three-dimensional integrated circuit package
US6235544B1 (en) * 1999-04-20 2001-05-22 International Business Machines Corporation Seed metal delete process for thin film repair solutions using direct UV laser
US20040069840A1 (en) * 2001-09-24 2004-04-15 Mackay John T. Method and apparatus for filling a mask with solder paste

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110121445A1 (en) * 2008-07-23 2011-05-26 Nec Corporation Semiconductor device and method for manufacturing the same
US8304915B2 (en) 2008-07-23 2012-11-06 Nec Corporation Semiconductor device and method for manufacturing the same
US20100073894A1 (en) * 2008-09-22 2010-03-25 Russell Mortensen Coreless substrate, method of manufacturing same, and package for microelectronic device incorporating same
US20140008769A1 (en) * 2010-02-03 2014-01-09 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Cavity Adjacent to Sensitive Region of Semiconductor Die Using Wafer-Level Underfill Material
US9679881B2 (en) * 2010-02-03 2017-06-13 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming cavity adjacent to sensitive region of semiconductor die using wafer-level underfill material

Also Published As

Publication number Publication date
JP2007207872A (en) 2007-08-16
CN101013686A (en) 2007-08-08
US20070178686A1 (en) 2007-08-02
CN101013686B (en) 2011-11-30

Similar Documents

Publication Publication Date Title
US20090017613A1 (en) Method of manufacturing interconnect substrate and semiconductor device
JP3677429B2 (en) Method of manufacturing flip chip type semiconductor device
US8859912B2 (en) Coreless package substrate and fabrication method thereof
US9040361B2 (en) Chip scale package with electronic component received in encapsulant, and fabrication method thereof
TWI452661B (en) Package structure with circuit directly connected to chip
KR100851072B1 (en) Electronic package and manufacturing method thereof
JP6687343B2 (en) Electrical interconnection structure for embedded semiconductor device package and method of manufacturing the same
US9338886B2 (en) Substrate for mounting semiconductor, semiconductor device and method for manufacturing semiconductor device
JP5367523B2 (en) Wiring board and method of manufacturing wiring board
JP2008270810A (en) Semiconductor device package for improving functional capability of heat sink, and grounding shield
JP2006019368A (en) Interposer, its manufacturing method, and semiconductor device
TW200303609A (en) Semiconductor device and manufacturing method thereof
JP2007109825A (en) Multilayer wiring board, semiconductor device using the same, and their manufacturing methods
TW200839993A (en) Method of manufacturing wiring board, method of manufacturing semiconductor device and wiring board
JP2008085089A (en) Resin wiring board and semiconductor device
US8441133B2 (en) Semiconductor device
US11488911B2 (en) Flip-chip package substrate
JP6444269B2 (en) Electronic component device and manufacturing method thereof
KR100816324B1 (en) Chip embedded print circuit board and fabricating method thereof
US10129980B2 (en) Circuit board and electronic component device
KR101134519B1 (en) Embedded PCB and Manufacturing method of the same
US20230187402A1 (en) Electronic package and manufacturing method thereof
JP7404665B2 (en) Flip chip package, flip chip package substrate and flip chip package manufacturing method
US20110061907A1 (en) Printed circuit board and method of manufacturing the same
US20240096838A1 (en) Component-embedded packaging structure

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC ELECTRONICS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HONDA, HIROKAZU;REEL/FRAME:021546/0943

Effective date: 20070105

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025214/0304

Effective date: 20100401

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION