US20090000547A1 - Semiconductor device fabrication method and fabrication apparatus - Google Patents

Semiconductor device fabrication method and fabrication apparatus Download PDF

Info

Publication number
US20090000547A1
US20090000547A1 US12/222,679 US22267908A US2009000547A1 US 20090000547 A1 US20090000547 A1 US 20090000547A1 US 22267908 A US22267908 A US 22267908A US 2009000547 A1 US2009000547 A1 US 2009000547A1
Authority
US
United States
Prior art keywords
plasma
light emission
semiconductor substrate
emission intensity
exposure time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/222,679
Inventor
Katsuyuki Sekine
Seiji Inumiya
Motoyuki Sato
Akio Kaneko
Kazuhiro Eguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to US12/222,679 priority Critical patent/US20090000547A1/en
Publication of US20090000547A1 publication Critical patent/US20090000547A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67242Apparatus for monitoring, sorting or marking
    • H01L21/67253Process monitoring, e.g. flow or thickness monitoring
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32917Plasma diagnostics
    • H01J37/32935Monitoring and controlling tubes by information coming from the object and/or discharge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/14Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67063Apparatus for fluid treatment for etching
    • H01L21/67069Apparatus for fluid treatment for etching for drying etching

Definitions

  • the present invention relates to a semiconductor device fabrication method and fabrication apparatus and, more particularly, to a method and apparatus suitable for nitriding, oxidation, or impurity doping using a plasma.
  • the film thickness of a thin film formed on the surface or the impurity amount to be doped is controlled by maintaining the time during which a semiconductor substrate is exposed to the plasma constant.
  • the plasma state varies even slightly owing to causes like disturbances, e.g., changes in temperature of a chamber or high-frequency application circuit, changes in flow rate of a gas flow rate controller, or changes in pressure of a pressure controller, the density of a main active species which contributes to a reaction in the plasma changes.
  • the processing is conventionally performed for a predetermined time. Consequently, the film thickness of a thin film formed on the surface or the impurity amount fluctuates between wafers or lots, and the characteristics of finally formed transistors vary.
  • Reference 1 Japanese Patent Laid-Open No. 2002-93781
  • Reference 3 Japanese Patent Laid-Open No. 9-205076
  • a semiconductor device fabrication method comprising:
  • a semiconductor device fabrication apparatus comprising:
  • a processing vessel which accommodates a semiconductor substrate
  • a plasma generator which generates a plasma in said processing vessel
  • a light emission intensity sensor which measures light emission intensity of at least one type of wavelength contained in light emitted from the plasma generated in said processing vessel
  • a calculator which, when each semiconductor substrate is to be processed, calculates an exposure time during which the semiconductor substrate is exposed to the plasma, on the basis of the measured light emission intensity
  • a gas supply unit which supplies, into said processing vessel, a gas for performing one of nitriding, oxidation, and impurity doping by exposing each semiconductor substrate to the plasma, on the basis of the calculated exposure time.
  • a semiconductor device fabrication apparatus comprising:
  • a processing vessel which accommodates a semiconductor substrate
  • a plasma generator which generates a plasma in said processing vessel
  • a light emission intensity sensor which measures light emission intensity of at least one type of wavelength contained in light emitted from the plasma generated in said processing vessel
  • a tuner having a tuner position which reflects a state of the plasma generated by said plasma generator
  • a calculator which, when each semiconductor substrate is to be processed, calculates an exposure time during which the semiconductor substrate is exposed to the plasma, on the basis of the measured light emission intensity, and adjusts the exposure time on the basis of the tuner position;
  • a gas supply unit which supplies, into said processing vessel, a gas for performing one of nitriding, oxidation, and impurity doping by exposing each semiconductor substrate to the plasma, on the basis of the calculated exposure time.
  • FIG. 1 is a block diagram showing the arrangement of a semiconductor device fabrication apparatus for use in the first to third embodiments of the present invention
  • FIGS. 2A and 2B are graphs showing the results of measurements of the light emission intensity and nitrogen concentration, respectively, when nitriding was performed in accordance with the first embodiment
  • FIGS. 3A and 3B are graphs showing the results of measurements of the light emission intensity and nitrogen concentration, respectively, when nitriding was performed in accordance with Comparative Example 1;
  • FIG. 4 is a graph showing the relationship between the number of processed wafers and the nitrogen concentration in a film when nitriding was performed in accordance with each of the first embodiment and Comparative Example 1;
  • FIG. 5 is a graph showing the relationship between the number of processed wafers and the oxygen concentration in a film when oxidation was performed in accordance with each of the second embodiment and Comparative Example 2;
  • FIG. 6 is a graph showing the relationship between the number of processed wafers and the sheet resistance when impurity doping was performed in accordance with each of the third embodiment and Comparative Example 3.
  • FIG. 1 shows the arrangement of a semiconductor device fabrication apparatus for use in each of semiconductor device fabrication methods according to the first to third embodiments of the present invention.
  • a wafer support electrode 102 is formed on the inner bottom surface of a vacuum vessel 101 as an example of a processing vessel for performing plasma processing.
  • a gas supply port 105 and light emission intensity analyzing sensor 107 are formed on the side surface of the vacuum vessel 101 .
  • the wafer support electrode 102 is connected to a high-frequency bias power supply 103 and supplied with a bias voltage.
  • Nitriding and oxidation require no such bias voltage, and impurity doping requires a bias voltage to increase the acceleration voltage during ion implantation.
  • a gas supply system 106 is connected to the gas supply port 105 , and supplies a gas necessary for nitriding, oxidation, or impurity doping.
  • An emission spectrometer 108 is connected to the light emission intensity analyzing sensor 107 , and measures the light emission intensity of a reaction species (active species) which has a predetermined wavelength and contributes to a reaction in a plasma in the vacuum vessel 101 .
  • a tuner 109 for adjusting the plasma density is attached to the vacuum vessel 101 .
  • the tuner 109 is connected to an incident wave/reflected wave monitor 110 as a unit for measuring the incident power and reflected power.
  • the tuner 109 is also connected to a high-frequency power supply 104 which supplies a high-frequency voltage necessary to generate a plasma in the vacuum vessel 101 .
  • a power of A (W) is supplied as an incident wave from the high-frequency power supply 104 to the vacuum vessel 101 , a plasma generated as a conductor on the inner upper surface of the vacuum vessel 101 reflects this incident wave, and a power of B (W) is reflected as a reflected wave to the high-frequency power supply 104 .
  • the electric power which contributes to the plasma generation is A-B (W).
  • the incident wave/reflected wave monitor 110 measures and monitors the incident power of the incident wave and the reflected power of the reflected wave as described above.
  • the tuner 109 adjusts the impedance of a power path from the high-frequency power supply 104 to the plasma generation portion in the vacuum vessel 101 .
  • a tuner position indicating the value of this impedance reflects the plasma state in the vacuum vessel 101 , e.g., the plasma density, so the tuner position remains unchanged for the same plasma state.
  • the high-frequency bias power supply 103 , high-frequency power supply 104 , tuner 109 , incident wave/reflected wave monitor 110 , gas supply system 106 , and emission spectrometer 108 are connected to a CPU 111 and operated under the control of the CPU 111 .
  • a semiconductor wafer (not shown) is placed on the wafer support electrode 102 in the vacuum vessel 101 .
  • a high-frequency bias voltage is applied from the high-frequency bias power supply 103 via the wafer support electrode 102 .
  • a gas is supplied into the vacuum vessel 101 from the gas supply system 106 via the gas supply port 105 .
  • a gas containing nitrogen e.g., an Ar/N 2 gas mixture is supplied. It is also possible to use a gas containing hydrogen in addition to nitrogen, e.g., NH 3 , as a nitrogen source.
  • a gas containing oxygen e.g., an Ar/O 2 gas mixture is supplied.
  • boron for example, is to be doped in the impurity doping step, an Ar/B 2 H 6 gas mixture is used.
  • the internal pressure of the vacuum vessel 101 is measured by a pressure gauge (not shown), and set at 50 mTorr by an evacuator.
  • plasma excitation is performed by supplying a high frequency of, e.g., 13.56 MHz from the high-frequency power supply 104 into the vacuum vessel 101 .
  • the light emission intensity analyzing sensor 107 monitors the light emission intensity of a reaction species having a predetermined wavelength in the light emitted from the plasma.
  • the light emission intensity of an N 2 + ion having a predetermined wavelength near, e.g., 391 nm in the light emitted from the plasma is measured.
  • the light emission intensity of an oxygen radical having a wavelength near, e.g., 777 nm is monitored.
  • boron for example, is to be doped in the impurity doping step, the light emission intensity of boron having a wavelength near 550 nm is monitored.
  • the light emission intensity of a wavelength near 391 nm is measured by taking account of the deterioration of the detection level caused by light emission of a rare gas.
  • the light emission intensity caused by NH may also be measured.
  • the apparatus as described above is used to measure the light emission intensity of a reaction species which contributes to the reaction of nitriding by the light emission intensity analyzing sensor 107 , and change the processing time in accordance with the obtained light emission intensity.
  • a 2.0-nm thick silicon oxide film was formed at 900° C. and O 2 760 Torr by thermal oxidation on a semiconductor substrate cleaned with dilute hydrofluoric acid. After that, this semiconductor substrate was placed on the wafer support electrode 102 in the vacuum vessel 101 shown in FIG. 1 , and a nitrogen-containing gas was supplied to form a silicon oxynitride film while the plasma processing time was changed from one substrate to another in accordance with the measurement result of the light emission intensity of the nitrogen ion.
  • the nitrogen concentration of each of the silicon oxynitride films formed in accordance with the first embodiment and Comparative Example 1 were measured to check the intra-lot stability.
  • the nitrogen concentration of each silicon oxynitride film was measured by optoelectronic spectrophotometry.
  • the nitriding time of each semiconductor substrate was controlled such that (the light emission intensity of a nitrogen radical having a wavelength of 391 nm) ⁇ ((processing time) 1/2 ) was constant.
  • FIG. 2A shows light emission intensities Lx 1 , Lx 2 , Lx 3 , . . . , Lxx measured for x (x is an integer of 2 or more) lots Slot 1 , Slot 2 , Slot 3 , . . . , Slotx, respectively.
  • the light emission intensity changes from one lot to another, and the following relationship holds.
  • Each of S 1 , S 2 , S 3 , . . . , Sx is equivalent to the physical quantity corresponding to the nitrogen radical amount supplied to the surface of a semiconductor substrate in each lot.
  • the processing time T is T 0.5 because the rate at which atoms of, e.g., nitrogen or oxygen diffuse in a film is proportional to the (1/2)th power of the time.
  • FIG. 3A shows the relationship between light emission intensities Lx 1 , Lx 2 , Lx 3 , . . . , Lxx and processing times T 1 , T 2 , T 3 , . . . , Tx in lots Slot 1 , Slot 2 , Slot 3 , . . . , Slotx, respectively.
  • FIG. 4 shows the relationship between the number of processed semiconductor substrates and the concentration of nitrogen contained in a silicon oxynitride film.
  • a dotted line L 1 indicates the processing performed in accordance with the first embodiment
  • a solid line L 2 indicates the processing performed in accordance with Comparative Example 1.
  • the nitrogen concentration is low when the processing is started, and increases as the number of processed wafers increases. That is, the nitrogen concentration largely changes in accordance with the number of processed wafers.
  • the nitrogen concentration maintains a substantially constant value regardless of the number of processed wafers.
  • a silicon oxynitride film is formed by nitriding a silicon oxide film on a semiconductor substrate.
  • a silicon oxide film is formed on a semiconductor substrate.
  • An Ar/O 2 gas mixture was supplied from the gas supply port 105 shown in FIG. 1 into the vacuum vessel 101 , thereby setting the internal pressure of the vacuum vessel 101 at 1 Torr. After that, plasma excitation was performed by supplying a high frequency of 13.56 mHz from the high-frequency power supply 105 .
  • a semiconductor substrate cleaned with dilute hydrofluoric acid was loaded into the vacuum vessel 101 , and a 1.5-nm thick silicon oxide film was formed by plasma oxidation.
  • the light emission intensity of an oxygen radical having a wavelength of 777 nm was measured by the light emission intensity analyzing sensor 107 .
  • the plasma processing time was adjusted for each semiconductor substrate on the basis of the light emission intensity.
  • Comparative Example 2 all semiconductor substrates were oxidized for a predetermined plasma processing time regardless of the light emission intensity.
  • the intra-lot stability of the film thickness of the formed silicon oxide film was measured in both the second embodiment and Comparative Example 2.
  • the film thickness of the formed silicon oxide film was measured by ellipsometry.
  • the oxidation time was adjusted for each semiconductor substrate in accordance with the second embodiment such that (the light emission intensity of the oxygen radical having a wavelength of 777 nm) ⁇ ((processing time) 1/2 ) was constant.
  • a dotted line L 11 indicates the silicon oxide film thickness as a function of the number of processed wafers when silicon oxide films were formed in accordance with the second embodiment
  • a solid line L 12 indicates the oxide film thickness as a function of the number of processed wafers when silicon oxide films were formed in accordance with Comparative Example 2.
  • the intra-lot stability of the film thickness of the formed silicon oxide film improves when the oxidation time is adjusted for each semiconductor substrate on the basis of the light emission intensity in accordance with the second embodiment.
  • the light emission intensity of the oxygen radical having a wavelength of 777 nm is measured, and the processing time is adjusted on the basis of this light emission intensity.
  • an impurity is doped into the surface of a semiconductor substrate.
  • An Ar/B 2 H 6 gas mixture was supplied from the gas supply port 105 shown in FIG. 1 into the vacuum vessel 101 , and the internal pressure of the vacuum vessel 101 was set at 5 mTorr. After that, plasma excitation was performed by supplying a high frequency of 13.56 mHz from the high-frequency power supply 105 into the vacuum vessel 101 .
  • a high frequency of 400 kHz was applied to the high-frequency bias power supply 103 to adjust the ion irradiation energy to 1 keV.
  • a semiconductor substrate cleaned with dilute hydrofluoric acid was loaded into the vacuum vessel 101 , and boron was doped by using a plasma so that the peak boron concentration in the semiconductor substrate was 10 21 (atoms/cm 3 ).
  • boron was ion-implanted by two different methods: in one method, the light emission intensity of a wavelength of 550 nm in light emitted from the plasma was measured and the plasma processing time was adjusted for each semiconductor substrate in accordance with the third embodiment; in the other method, the plasma processing time was held constant regardless of the light emission intensity as Comparative Example 3.
  • the intra-lot stability of the sheet resistance after spike annealing was performed at 1,050° C. was measured by a four-probe method.
  • the implantation time was controlled for each semiconductor substrate in accordance with the third embodiment such that (the light emission intensity of a wavelength of 550 nm) ⁇ ((processing time) 1/2 ) was constant.
  • a dotted line L 21 indicates the sheet resistance as a function of the number of processed wafers when boron was ion-implanted in accordance with the third embodiment
  • a solid line L 22 indicates the sheet resistance as a function of the number of processed wafers when boron was ion-implanted in accordance with Comparative Example 3.
  • the intra-lot stability of the sheet resistance of a boron-implanted, heavily doped layer improved when the implantation time was adjusted for each semiconductor substrate on the basis of the light emission time in accordance with the third embodiment.
  • the semiconductor device fabrication methods and fabrication apparatuses of the above embodiments can suppress variations in film thickness or impurity amount between semiconductor substrates in a nitriding, oxidation, or impurity doping step.
  • the processing time is adjusted by measuring the light emission intensity of a nitrogen ion having a wavelength of 391 nm.
  • the light emission intensity of a reaction species having another wavelength so any light emission can be measured as long as it is caused by the reaction.
  • the light emission intensity of a reaction species having a predetermined wavelength in light emitted from the plasma is measured, and the processing time during which a semiconductor substrate is exposed to the plasma is adjusted on the basis of the measurement value.
  • the incident power and reflected power have a relationship indicated by
  • Effective power incident power ⁇ reflected power
  • k is a proportional constant.
  • k has a predetermined value.
  • the effective power is calculated by measuring the incident power and reflected power
  • the proportional constant k is calculated by measuring the light emission intensity. Whether the fabrication apparatus is normally operating can be checked by checking whether the value of the proportional constant k has the original normal value.
  • the plasma exposure time by measuring the light emission intensity, measure the tuner position for adjusting the plasma state, and adjust the plasma exposure time for each semiconductor substrate on the basis of the measurement result.
  • the tuner position reflects the plasma state, e.g., the plasma density in the vacuum vessel.
  • the tuner position indicates that the plasma density is lower than the original set value, the plasma exposure time is adjusted to be longer than a preset value.

Abstract

According to the present invention, there is provided a semiconductor device fabrication method comprising:
measuring light emission intensity of at least one type of wavelength contained in light emitted from a plasma, when one of nitriding, oxidation, and impurity doping is to be performed on a surface of a semiconductor substrate in a processing vessel by using the plasma;
calculating, for each semiconductor substrate, an exposure time during which the semiconductor substrate is exposed to the plasma, on the basis of the measured light emission intensity; and
exposing each semiconductor substrate to the plasma on the basis of the calculated exposure time, thereby performing one of the nitriding, oxidation, and impurity doping.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • This application is based upon and claims benefit of priority under 35 USC §119 from the Japanese Patent Application No. 2004-314154, filed on Oct. 28, 2004, the entire contents of which are incorporated herein by reference.
  • BACKGROUND OF THE INVENTION
  • The present invention relates to a semiconductor device fabrication method and fabrication apparatus and, more particularly, to a method and apparatus suitable for nitriding, oxidation, or impurity doping using a plasma.
  • In a nitriding or oxidation step for surface modification using a plasma or in an impurity doping step using a plasma, the film thickness of a thin film formed on the surface or the impurity amount to be doped is controlled by maintaining the time during which a semiconductor substrate is exposed to the plasma constant.
  • If, however, the plasma state varies even slightly owing to causes like disturbances, e.g., changes in temperature of a chamber or high-frequency application circuit, changes in flow rate of a gas flow rate controller, or changes in pressure of a pressure controller, the density of a main active species which contributes to a reaction in the plasma changes.
  • Even in this case, the processing is conventionally performed for a predetermined time. Consequently, the film thickness of a thin film formed on the surface or the impurity amount fluctuates between wafers or lots, and the characteristics of finally formed transistors vary.
  • The references disclosing techniques concerning the conventional surface modification processes and impurity doping are as follows.
  • Reference 1: Japanese Patent Laid-Open No. 2002-93781
  • Reference 2: Japanese Patent Laid-Open No. 2002-231695
  • Reference 3: Japanese Patent Laid-Open No. 9-205076
  • Reference 4: Japanese Patent Laid-Open No. 2002-299322
  • SUMMARY OF THE INVENTION
  • According to one aspect of the invention, there is provided a semiconductor device fabrication method comprising:
  • measuring light emission intensity of at least one type of wavelength contained in light emitted from a plasma, when one of nitriding, oxidation, and impurity doping is to be performed on a surface of a semiconductor substrate in a processing vessel by using the plasma;
  • calculating, for each semiconductor substrate, an exposure time during which the semiconductor substrate is exposed to the plasma, on the basis of the measured light emission intensity; and
  • exposing each semiconductor substrate to the plasma on the basis of the calculated exposure time, thereby performing one of the nitriding, oxidation, and impurity doping.
  • According to one aspect of the invention, there is provided a semiconductor device fabrication apparatus comprising:
  • a processing vessel which accommodates a semiconductor substrate;
  • a plasma generator which generates a plasma in said processing vessel;
  • a light emission intensity sensor which measures light emission intensity of at least one type of wavelength contained in light emitted from the plasma generated in said processing vessel;
  • a calculator which, when each semiconductor substrate is to be processed, calculates an exposure time during which the semiconductor substrate is exposed to the plasma, on the basis of the measured light emission intensity; and
  • a gas supply unit which supplies, into said processing vessel, a gas for performing one of nitriding, oxidation, and impurity doping by exposing each semiconductor substrate to the plasma, on the basis of the calculated exposure time.
  • According to one aspect of the invention, there is provided a semiconductor device fabrication apparatus comprising:
  • a processing vessel which accommodates a semiconductor substrate;
  • a plasma generator which generates a plasma in said processing vessel;
  • a light emission intensity sensor which measures light emission intensity of at least one type of wavelength contained in light emitted from the plasma generated in said processing vessel;
  • a tuner having a tuner position which reflects a state of the plasma generated by said plasma generator;
  • a calculator which, when each semiconductor substrate is to be processed, calculates an exposure time during which the semiconductor substrate is exposed to the plasma, on the basis of the measured light emission intensity, and adjusts the exposure time on the basis of the tuner position; and
  • a gas supply unit which supplies, into said processing vessel, a gas for performing one of nitriding, oxidation, and impurity doping by exposing each semiconductor substrate to the plasma, on the basis of the calculated exposure time.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a block diagram showing the arrangement of a semiconductor device fabrication apparatus for use in the first to third embodiments of the present invention;
  • FIGS. 2A and 2B are graphs showing the results of measurements of the light emission intensity and nitrogen concentration, respectively, when nitriding was performed in accordance with the first embodiment;
  • FIGS. 3A and 3B are graphs showing the results of measurements of the light emission intensity and nitrogen concentration, respectively, when nitriding was performed in accordance with Comparative Example 1;
  • FIG. 4 is a graph showing the relationship between the number of processed wafers and the nitrogen concentration in a film when nitriding was performed in accordance with each of the first embodiment and Comparative Example 1;
  • FIG. 5 is a graph showing the relationship between the number of processed wafers and the oxygen concentration in a film when oxidation was performed in accordance with each of the second embodiment and Comparative Example 2; and
  • FIG. 6 is a graph showing the relationship between the number of processed wafers and the sheet resistance when impurity doping was performed in accordance with each of the third embodiment and Comparative Example 3.
  • DETAILED DESCRIPTION OF THE INVENTION
  • Embodiments of the present invention will be described below with reference to the accompanying drawings.
  • (1) First Embodiment
  • FIG. 1 shows the arrangement of a semiconductor device fabrication apparatus for use in each of semiconductor device fabrication methods according to the first to third embodiments of the present invention.
  • A wafer support electrode 102 is formed on the inner bottom surface of a vacuum vessel 101 as an example of a processing vessel for performing plasma processing. A gas supply port 105 and light emission intensity analyzing sensor 107 are formed on the side surface of the vacuum vessel 101.
  • The wafer support electrode 102 is connected to a high-frequency bias power supply 103 and supplied with a bias voltage.
  • Nitriding and oxidation require no such bias voltage, and impurity doping requires a bias voltage to increase the acceleration voltage during ion implantation.
  • A gas supply system 106 is connected to the gas supply port 105, and supplies a gas necessary for nitriding, oxidation, or impurity doping.
  • An emission spectrometer 108 is connected to the light emission intensity analyzing sensor 107, and measures the light emission intensity of a reaction species (active species) which has a predetermined wavelength and contributes to a reaction in a plasma in the vacuum vessel 101.
  • A tuner 109 for adjusting the plasma density is attached to the vacuum vessel 101. The tuner 109 is connected to an incident wave/reflected wave monitor 110 as a unit for measuring the incident power and reflected power. The tuner 109 is also connected to a high-frequency power supply 104 which supplies a high-frequency voltage necessary to generate a plasma in the vacuum vessel 101.
  • Assume that a power of A (W) is supplied as an incident wave from the high-frequency power supply 104 to the vacuum vessel 101, a plasma generated as a conductor on the inner upper surface of the vacuum vessel 101 reflects this incident wave, and a power of B (W) is reflected as a reflected wave to the high-frequency power supply 104. In this case, the electric power which contributes to the plasma generation is A-B (W).
  • The incident wave/reflected wave monitor 110 measures and monitors the incident power of the incident wave and the reflected power of the reflected wave as described above.
  • To suppress the generation of the reflected wave, the tuner 109 adjusts the impedance of a power path from the high-frequency power supply 104 to the plasma generation portion in the vacuum vessel 101. A tuner position indicating the value of this impedance reflects the plasma state in the vacuum vessel 101, e.g., the plasma density, so the tuner position remains unchanged for the same plasma state. When a plurality of semiconductor substrates are to be processed, therefore, the same processing time can be used if the tuner position remains the same, but the processing time must be controlled in accordance with the plasma state if the tuner position changes from one substrate to another.
  • The high-frequency bias power supply 103, high-frequency power supply 104, tuner 109, incident wave/reflected wave monitor 110, gas supply system 106, and emission spectrometer 108 are connected to a CPU 111 and operated under the control of the CPU 111.
  • A semiconductor wafer (not shown) is placed on the wafer support electrode 102 in the vacuum vessel 101. In an impurity doping step, a high-frequency bias voltage is applied from the high-frequency bias power supply 103 via the wafer support electrode 102.
  • A gas is supplied into the vacuum vessel 101 from the gas supply system 106 via the gas supply port 105.
  • When nitriding is to be performed, a gas containing nitrogen, e.g., an Ar/N2 gas mixture is supplied. It is also possible to use a gas containing hydrogen in addition to nitrogen, e.g., NH3, as a nitrogen source.
  • When oxidation is to be performed, a gas containing oxygen, e.g., an Ar/O2 gas mixture is supplied.
  • If boron, for example, is to be doped in the impurity doping step, an Ar/B2H6 gas mixture is used.
  • The internal pressure of the vacuum vessel 101 is measured by a pressure gauge (not shown), and set at 50 mTorr by an evacuator. In addition, plasma excitation is performed by supplying a high frequency of, e.g., 13.56 MHz from the high-frequency power supply 104 into the vacuum vessel 101.
  • The light emission intensity analyzing sensor 107 monitors the light emission intensity of a reaction species having a predetermined wavelength in the light emitted from the plasma.
  • In the nitriding process, for example, the light emission intensity of an N2 + ion having a predetermined wavelength near, e.g., 391 nm in the light emitted from the plasma is measured.
  • In the oxidation process, the light emission intensity of an oxygen radical having a wavelength near, e.g., 777 nm is monitored.
  • If boron, for example, is to be doped in the impurity doping step, the light emission intensity of boron having a wavelength near 550 nm is monitored.
  • In the first embodiment, the light emission intensity of a wavelength near 391 nm is measured by taking account of the deterioration of the detection level caused by light emission of a rare gas. However, it is possible to measure the light emission intensity of any wavelength as long as the light emission is caused by nitrogen.
  • When a gas containing hydrogen such as NH3 is used as a nitrogen source, the light emission intensity caused by NH may also be measured.
  • In the first embodiment, the apparatus as described above is used to measure the light emission intensity of a reaction species which contributes to the reaction of nitriding by the light emission intensity analyzing sensor 107, and change the processing time in accordance with the obtained light emission intensity.
  • The formation of a silicon oxynitride film by the semiconductor device fabrication method according to the first embodiment and the formation of a silicon oxynitride film by Comparative Example 1 will be described below.
  • In the first embodiment, a 2.0-nm thick silicon oxide film was formed at 900° C. and O2 760 Torr by thermal oxidation on a semiconductor substrate cleaned with dilute hydrofluoric acid. After that, this semiconductor substrate was placed on the wafer support electrode 102 in the vacuum vessel 101 shown in FIG. 1, and a nitrogen-containing gas was supplied to form a silicon oxynitride film while the plasma processing time was changed from one substrate to another in accordance with the measurement result of the light emission intensity of the nitrogen ion.
  • In Comparative Example 1, silicon oxynitride films were formed on all substrates for a predetermined plasma processing time without measuring the light emission intensity.
  • The nitrogen concentration of each of the silicon oxynitride films formed in accordance with the first embodiment and Comparative Example 1 were measured to check the intra-lot stability. The nitrogen concentration of each silicon oxynitride film was measured by optoelectronic spectrophotometry.
  • In the method according to the first embodiment, the nitriding time of each semiconductor substrate was controlled such that (the light emission intensity of a nitrogen radical having a wavelength of 391 nm)×((processing time)1/2) was constant.
  • FIG. 2A shows light emission intensities Lx1, Lx2, Lx3, . . . , Lxx measured for x (x is an integer of 2 or more) lots Slot1, Slot2, Slot3, . . . , Slotx, respectively. The light emission intensity changes from one lot to another, and the following relationship holds.

  • Lx1≠Lx2≠Lx3≠, . . . , ≠Lxx  (1)
  • One possible reason why the light emission intensity changes from one lot to another is that the internal temperatures of the high-frequency bias power supply 103 and vacuum vessel 101 gradually increase from the initial lot.
  • That is, since the high-frequency bias power supply 103 and vacuum vessel 101 consume electric power in order to heat themselves to necessary temperatures, no sufficient power is supplied for plasma generation, and this presumably lowers the light emission intensity of the initial lot.
  • Then, different processing times T1, T2, T3, . . . , Tx are calculated for the individual lots so that the following relation holds.

  • S1=S2=S3=, . . . , =Sx  (2)

  • where Sx=Lx*Tx 0.5  (3)
  • Each of S1, S2, S3, . . . , Sx is equivalent to the physical quantity corresponding to the nitrogen radical amount supplied to the surface of a semiconductor substrate in each lot.
  • The processing time T is T0.5 because the rate at which atoms of, e.g., nitrogen or oxygen diffuse in a film is proportional to the (1/2)th power of the time.
  • The concentrations of nitrogen in silicon oxynitride films processed for processing times T1, T2, T3, . . . , Tx calculated as above were measured in the individual lots. FIG. 2B shows the results of the measurements.
  • The nitrogen concentrations in lots Slot1, Slot2, Slot3, . . . , Slotx were substantially the same. This demonstrates that when silicon oxynitride films are formed by performing nitriding in accordance with the first embodiment, variations in nitrogen concentration between the lots can be suppressed.
  • On the other hand, in the method according to Comparative Example 1, the nitriding time of each semiconductor substrate was constant regardless of the light emission intensity of the nitrogen radical.
  • FIG. 3A shows the relationship between light emission intensities Lx1, Lx2, Lx3, . . . , Lxx and processing times T1, T2, T3, . . . , Tx in lots Slot1, Slot2, Slot3, . . . , Slotx, respectively.
  • Expression (1) above holds because the light emission intensity changes from one lot to another.
  • Since all processing times T1, T2, T3, . . . , Tx of the individual lots are the same although the light emission intensities are different, the following relation holds.

  • T1=T2=T3=, . . . , =Tx  (4)
  • From expressions (1) and (4), the following relation holds between lots S1, S2, S3, . . . , Sx.

  • S1≠S2≠S3≠, . . . , ≠Sx  (5)
  • The concentrations of nitrogen contained in silicon oxynitride films processed for constant processing times T1, T2, T3, . . . , Tx as described above were measured in the individual lots. FIG. 3B shows the results of measurements.
  • In this case, variations in nitrogen concentration between lots Slot1, Slot2, Slot3, . . . , Slotx are large.
  • FIG. 4 shows the relationship between the number of processed semiconductor substrates and the concentration of nitrogen contained in a silicon oxynitride film. Referring to FIG. 4, a dotted line L1 indicates the processing performed in accordance with the first embodiment, and a solid line L2 indicates the processing performed in accordance with Comparative Example 1.
  • In Comparative Example 1, the nitrogen concentration is low when the processing is started, and increases as the number of processed wafers increases. That is, the nitrogen concentration largely changes in accordance with the number of processed wafers. By contrast, in the first embodiment, the nitrogen concentration maintains a substantially constant value regardless of the number of processed wafers.
  • As described above, when compared to Comparative Example 1, it is possible to suppress variations in intra-lot nitrogen concentration and improve the stability when the light emission intensity is measured and the nitriding time is adjusted for each semiconductor substrate in accordance with the first embodiment.
  • (2) Second Embodiment
  • A semiconductor device fabrication method according to the second embodiment of the present invention will be explained below. In the above first embodiment, a silicon oxynitride film is formed by nitriding a silicon oxide film on a semiconductor substrate. In the second embodiment, a silicon oxide film is formed on a semiconductor substrate.
  • An Ar/O2 gas mixture was supplied from the gas supply port 105 shown in FIG. 1 into the vacuum vessel 101, thereby setting the internal pressure of the vacuum vessel 101 at 1 Torr. After that, plasma excitation was performed by supplying a high frequency of 13.56 mHz from the high-frequency power supply 105.
  • A semiconductor substrate cleaned with dilute hydrofluoric acid was loaded into the vacuum vessel 101, and a 1.5-nm thick silicon oxide film was formed by plasma oxidation.
  • In this state, the light emission intensity of an oxygen radical having a wavelength of 777 nm was measured by the light emission intensity analyzing sensor 107.
  • As the second embodiment, the plasma processing time was adjusted for each semiconductor substrate on the basis of the light emission intensity. As Comparative Example 2, all semiconductor substrates were oxidized for a predetermined plasma processing time regardless of the light emission intensity. The intra-lot stability of the film thickness of the formed silicon oxide film was measured in both the second embodiment and Comparative Example 2.
  • The film thickness of the formed silicon oxide film was measured by ellipsometry.
  • The oxidation time was adjusted for each semiconductor substrate in accordance with the second embodiment such that (the light emission intensity of the oxygen radical having a wavelength of 777 nm)×((processing time)1/2) was constant.
  • Referring to FIG. 5, a dotted line L11 indicates the silicon oxide film thickness as a function of the number of processed wafers when silicon oxide films were formed in accordance with the second embodiment, and a solid line L12 indicates the oxide film thickness as a function of the number of processed wafers when silicon oxide films were formed in accordance with Comparative Example 2.
  • As shown in FIG. 5, the intra-lot stability of the film thickness of the formed silicon oxide film improves when the oxidation time is adjusted for each semiconductor substrate on the basis of the light emission intensity in accordance with the second embodiment.
  • Note that in the second embodiment, the light emission intensity of the oxygen radical having a wavelength of 777 nm is measured, and the processing time is adjusted on the basis of this light emission intensity. However, it is also possible to measure light emission at another wavelength as long as the light emission is caused by oxygen.
  • (3) Third Embodiment
  • A semiconductor device fabrication method according to the third embodiment of the present invention will be explained below. In the third embodiment, an impurity is doped into the surface of a semiconductor substrate.
  • An Ar/B2H6 gas mixture was supplied from the gas supply port 105 shown in FIG. 1 into the vacuum vessel 101, and the internal pressure of the vacuum vessel 101 was set at 5 mTorr. After that, plasma excitation was performed by supplying a high frequency of 13.56 mHz from the high-frequency power supply 105 into the vacuum vessel 101.
  • A high frequency of 400 kHz was applied to the high-frequency bias power supply 103 to adjust the ion irradiation energy to 1 keV.
  • A semiconductor substrate cleaned with dilute hydrofluoric acid was loaded into the vacuum vessel 101, and boron was doped by using a plasma so that the peak boron concentration in the semiconductor substrate was 1021 (atoms/cm3).
  • More specifically, boron was ion-implanted by two different methods: in one method, the light emission intensity of a wavelength of 550 nm in light emitted from the plasma was measured and the plasma processing time was adjusted for each semiconductor substrate in accordance with the third embodiment; in the other method, the plasma processing time was held constant regardless of the light emission intensity as Comparative Example 3. The intra-lot stability of the sheet resistance after spike annealing was performed at 1,050° C. was measured by a four-probe method.
  • The implantation time was controlled for each semiconductor substrate in accordance with the third embodiment such that (the light emission intensity of a wavelength of 550 nm)×((processing time)1/2) was constant.
  • Referring to FIG. 6, a dotted line L21 indicates the sheet resistance as a function of the number of processed wafers when boron was ion-implanted in accordance with the third embodiment, and a solid line L22 indicates the sheet resistance as a function of the number of processed wafers when boron was ion-implanted in accordance with Comparative Example 3.
  • As shown in FIG. 6, the intra-lot stability of the sheet resistance of a boron-implanted, heavily doped layer improved when the implantation time was adjusted for each semiconductor substrate on the basis of the light emission time in accordance with the third embodiment.
  • The semiconductor device fabrication methods and fabrication apparatuses of the above embodiments can suppress variations in film thickness or impurity amount between semiconductor substrates in a nitriding, oxidation, or impurity doping step.
  • The above embodiments are merely examples and do not limit the present invention. Accordingly, these embodiments can be variously modified within the technical scope of the present invention.
  • For example, in the first embodiment, the processing time is adjusted by measuring the light emission intensity of a nitrogen ion having a wavelength of 391 nm. However, it is also possible to measure the light emission intensity of a reaction species having another wavelength, so any light emission can be measured as long as it is caused by the reaction.
  • Also, in each of the first to third embodiments, the light emission intensity of a reaction species having a predetermined wavelength in light emitted from the plasma is measured, and the processing time during which a semiconductor substrate is exposed to the plasma is adjusted on the basis of the measurement value.
  • In addition to this adjustment of the processing time performed by the measurement of the light emission intensity, it is also possible to perform a step of measuring the incident power supplied into the vacuum vessel from the high-frequency power supply and the reflected power of this incident power, and checking, on the basis of the obtained measurement result, whether the intended light emission intensity is obtained.
  • For example, the incident power and reflected power have a relationship indicated by

  • Effective power=incident power−reflected power
  • Also, the light emission intensity and effective power have a relationship indicated by

  • Light emission intensity=k*effective power
  • where k is a proportional constant. When the fabrication apparatus is normally operating, k has a predetermined value.
  • Accordingly, the effective power is calculated by measuring the incident power and reflected power, and the proportional constant k is calculated by measuring the light emission intensity. Whether the fabrication apparatus is normally operating can be checked by checking whether the value of the proportional constant k has the original normal value.
  • Alternatively, it is also possible to calculate the plasma exposure time by measuring the light emission intensity, measure the tuner position for adjusting the plasma state, and adjust the plasma exposure time for each semiconductor substrate on the basis of the measurement result.
  • As described earlier, the tuner position reflects the plasma state, e.g., the plasma density in the vacuum vessel.
  • When a certain semiconductor substrate is to be processed, therefore, if the tuner position indicates that the plasma density is lower than the original set value, the plasma exposure time is adjusted to be longer than a preset value.

Claims (5)

1-15. (canceled)
16. A semiconductor device fabrication apparatus comprising:
a processing vessel which accommodates a semiconductor substrate;
a plasma generator which generates a plasma in said processing vessel;
a light emission intensity sensor which measures light emission intensity of at least one type of wavelength contained in light emitted from the plasma generated in said processing vessel;
a calculator which, when each semiconductor substrate is to be processed, calculates an exposure time during which the semiconductor substrate is exposed to the plasma, on the basis of the measured light emission intensity; and
a gas supply unit which supplies, into said processing vessel, a gas for performing one of nitriding, oxidation, and impurity doping by exposing each semiconductor substrate to the plasma, on the basis of the calculated exposure time.
17. An apparatus according to claim 16, wherein said calculator calculates the exposure time for each semiconductor substrate, such that a product of the measured light emission intensity and a square root of the exposure time is constant.
18. A semiconductor device fabrication apparatus comprising:
a processing vessel which accommodates a semiconductor substrate;
a plasma generator which generates a plasma in said processing vessel;
a light emission intensity sensor which measures light emission intensity of at least one type of wavelength contained in light emitted from the plasma generated in said processing vessel;
a tuner having a tuner position which reflects a state of the plasma generated by said plasma generator;
a calculator which, when each semiconductor substrate is to be processed, calculates an exposure time during which the semiconductor substrate is exposed to the plasma, on the basis of the measured light emission intensity, and adjusts the exposure time on the basis of the tuner position; and
a gas supply unit which supplies, into said processing vessel, a gas for performing one of nitriding, oxidation, and impurity doping by exposing each semiconductor substrate to the plasma, on the basis of the calculated exposure time.
19. An apparatus according to claim 18, wherein said calculator calculates the exposure time for each semiconductor substrate, such that a product of the measured light emission intensity and a square root of the exposure time is constant.
US12/222,679 2004-10-28 2008-08-14 Semiconductor device fabrication method and fabrication apparatus Abandoned US20090000547A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/222,679 US20090000547A1 (en) 2004-10-28 2008-08-14 Semiconductor device fabrication method and fabrication apparatus

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2004314154A JP2006128380A (en) 2004-10-28 2004-10-28 Method and apparatus for manufacturing semiconductor device
JP2004-314154 2004-10-28
US11/260,253 US7427518B2 (en) 2004-10-28 2005-10-28 Semiconductor device fabrication method and fabrication apparatus
US12/222,679 US20090000547A1 (en) 2004-10-28 2008-08-14 Semiconductor device fabrication method and fabrication apparatus

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/260,253 Division US7427518B2 (en) 2004-10-28 2005-10-28 Semiconductor device fabrication method and fabrication apparatus

Publications (1)

Publication Number Publication Date
US20090000547A1 true US20090000547A1 (en) 2009-01-01

Family

ID=36262276

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/260,253 Expired - Fee Related US7427518B2 (en) 2004-10-28 2005-10-28 Semiconductor device fabrication method and fabrication apparatus
US12/222,679 Abandoned US20090000547A1 (en) 2004-10-28 2008-08-14 Semiconductor device fabrication method and fabrication apparatus

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/260,253 Expired - Fee Related US7427518B2 (en) 2004-10-28 2005-10-28 Semiconductor device fabrication method and fabrication apparatus

Country Status (2)

Country Link
US (2) US7427518B2 (en)
JP (1) JP2006128380A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120094505A1 (en) * 2009-07-27 2012-04-19 Tokyo Electron Limited Method for selective oxidation, device for selective oxidation, and computer-readable memory medium
WO2023003768A1 (en) * 2021-07-21 2023-01-26 Lam Research Corporation Showerhead temperature based deposition time compensation for thickness trending in pecvd deposition system

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008090763A1 (en) * 2007-01-22 2008-07-31 Panasonic Corporation Semiconductor device manufacturing method and semiconductor manufacturing apparatus
US7820533B2 (en) * 2007-02-16 2010-10-26 Varian Semiconductor Equipment Associates, Inc. Multi-step plasma doping with improved dose control
JP4575984B2 (en) * 2009-02-12 2010-11-04 三井造船株式会社 Atomic layer growth apparatus and thin film forming method
US9376754B2 (en) 2009-02-12 2016-06-28 Mitsui Engineering & Shipbuilding Thin film forming method
US8202792B2 (en) * 2009-04-24 2012-06-19 Varian Semiconductor Equipment Associates, Inc. Method of processing a substrate having a non-planar surface
JP2012178475A (en) * 2011-02-25 2012-09-13 Ulvac Japan Ltd Plasma doping apparatus, and plasma doping method
JP5848982B2 (en) * 2012-02-17 2016-01-27 東京エレクトロン株式会社 Plasma processing apparatus and plasma monitoring method
CN110832624B (en) * 2017-07-05 2024-02-27 株式会社爱发科 Plasma processing method and plasma processing apparatus

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US638008A (en) * 1899-06-06 1899-11-28 Freeman A Doolittle Collard-pad.
US5264328A (en) * 1992-04-24 1993-11-23 International Business Machines Corporation Resist development endpoint detection for X-ray lithography
US5362356A (en) * 1990-12-20 1994-11-08 Lsi Logic Corporation Plasma etching process control
US5612014A (en) * 1994-08-10 1997-03-18 Sumitomo Electric Industries, Ltd. Compound semiconductor crystal
US5877032A (en) * 1995-10-12 1999-03-02 Lucent Technologies Inc. Process for device fabrication in which the plasma etch is controlled by monitoring optical emission
US6081334A (en) * 1998-04-17 2000-06-27 Applied Materials, Inc Endpoint detection for semiconductor processes
US6184623B1 (en) * 1998-07-23 2001-02-06 Nissin Inc. Method for controlling plasma-generating high frequency power, and plasma generating apparatus
US6340603B1 (en) * 2000-01-27 2002-01-22 Advanced Micro Devices, Inc. Plasma emission detection during lateral processing of photoresist mask
US20020183977A1 (en) * 1998-07-10 2002-12-05 Applied Materials, Inc. Endpoint detection in substrate fabrication processes
US6492186B1 (en) * 1999-08-05 2002-12-10 Eaton Corporation Method for detecting an endpoint for an oxygen free plasma process
US20030153101A1 (en) * 2001-04-09 2003-08-14 Michihiko Takase Method for surface treatment and system for fabricating semiconductor device
US20030222287A1 (en) * 2002-05-30 2003-12-04 Koji Tamura Hard mask etch for gate polyetch
US20050146709A1 (en) * 2002-08-13 2005-07-07 Tokyo Electron Limited Plasma processing method and plasma processing apparatus

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09205076A (en) 1995-10-12 1997-08-05 Lucent Technol Inc Method for monitoring fabrication process of semiconductor element
US6381008B1 (en) * 1998-06-20 2002-04-30 Sd Acquisition Inc. Method and system for identifying etch end points in semiconductor circuit fabrication
JP3565774B2 (en) 2000-09-12 2004-09-15 株式会社日立製作所 Plasma processing apparatus and processing method
JP2002231695A (en) 2001-01-31 2002-08-16 Sony Corp Determination method of termination point in plasma treatment
JP2002299322A (en) 2001-03-30 2002-10-11 Toshiba Corp Plasma processing apparatus and plasma processing method

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US638008A (en) * 1899-06-06 1899-11-28 Freeman A Doolittle Collard-pad.
US5362356A (en) * 1990-12-20 1994-11-08 Lsi Logic Corporation Plasma etching process control
US5264328A (en) * 1992-04-24 1993-11-23 International Business Machines Corporation Resist development endpoint detection for X-ray lithography
US5612014A (en) * 1994-08-10 1997-03-18 Sumitomo Electric Industries, Ltd. Compound semiconductor crystal
US5728212A (en) * 1994-08-10 1998-03-17 Sumitomo Electric Industries, Ltd. Method of preparing compound semiconductor crystal
US5877032A (en) * 1995-10-12 1999-03-02 Lucent Technologies Inc. Process for device fabrication in which the plasma etch is controlled by monitoring optical emission
US6081334A (en) * 1998-04-17 2000-06-27 Applied Materials, Inc Endpoint detection for semiconductor processes
US20020183977A1 (en) * 1998-07-10 2002-12-05 Applied Materials, Inc. Endpoint detection in substrate fabrication processes
US6184623B1 (en) * 1998-07-23 2001-02-06 Nissin Inc. Method for controlling plasma-generating high frequency power, and plasma generating apparatus
US6492186B1 (en) * 1999-08-05 2002-12-10 Eaton Corporation Method for detecting an endpoint for an oxygen free plasma process
US6340603B1 (en) * 2000-01-27 2002-01-22 Advanced Micro Devices, Inc. Plasma emission detection during lateral processing of photoresist mask
US20030153101A1 (en) * 2001-04-09 2003-08-14 Michihiko Takase Method for surface treatment and system for fabricating semiconductor device
US20030222287A1 (en) * 2002-05-30 2003-12-04 Koji Tamura Hard mask etch for gate polyetch
US20050146709A1 (en) * 2002-08-13 2005-07-07 Tokyo Electron Limited Plasma processing method and plasma processing apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120094505A1 (en) * 2009-07-27 2012-04-19 Tokyo Electron Limited Method for selective oxidation, device for selective oxidation, and computer-readable memory medium
WO2023003768A1 (en) * 2021-07-21 2023-01-26 Lam Research Corporation Showerhead temperature based deposition time compensation for thickness trending in pecvd deposition system

Also Published As

Publication number Publication date
US20060093731A1 (en) 2006-05-04
US7427518B2 (en) 2008-09-23
JP2006128380A (en) 2006-05-18

Similar Documents

Publication Publication Date Title
US7427518B2 (en) Semiconductor device fabrication method and fabrication apparatus
US6350390B1 (en) Plasma etch method for forming patterned layer with enhanced critical dimension (CD) control
US6695947B2 (en) Device for manufacturing semiconductor device and method of manufacturing the same
US7666770B2 (en) Method of controlling impurity doping and impurity doping apparatus
US8138582B2 (en) Impurity introducing apparatus having feedback mechanism using optical characteristics of impurity introducing region
US7145658B2 (en) Apparatus and method for evaluating semiconductor material
US20090035878A1 (en) Plasma Doping Method and Apparatus
CN101142475A (en) Semiconductor wafer metrology apparatus and methods
US7754503B2 (en) Method for producing semiconductor device and semiconductor producing apparatus
US20040260420A1 (en) Processing method and processing system
JP2006521701A (en) Real-time and in-line testing of semiconductor wafers
JP2013057660A (en) Method and apparatus for wafer temperature measurement using independent light source
JP3893868B2 (en) Field effect transistor manufacturing method, semiconductor device manufacturing method and apparatus
EP1865547A1 (en) Ashing apparatus, ashing method, and impurity doping apparatus
US7637143B2 (en) Substrate processing apparatus and analysis method therefor
US9029249B2 (en) Plasma doping apparatus and plasma doping method
US20130071955A1 (en) Plasma etching method
JP3239466B2 (en) Etching method and etching apparatus
Chen et al. Heating effects in reactive etching of nb and nb2 o 5
JP2003163213A (en) Manufacturing method for semiconductor device
US20230290653A1 (en) Etching method and etching apparatus
JP3946467B2 (en) Dry etching method
JPH06275689A (en) Method and apparatus for evaluating semiconductor device
Seino et al. Atomic‐order nitridation of SiO2 by nitrogen plasma
JP2000031226A (en) Manufacturing device and method of semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION