US20080246711A1 - Using packet transfer for driving lcd panel driver electronics - Google Patents
Using packet transfer for driving lcd panel driver electronics Download PDFInfo
- Publication number
- US20080246711A1 US20080246711A1 US12/140,021 US14002108A US2008246711A1 US 20080246711 A1 US20080246711 A1 US 20080246711A1 US 14002108 A US14002108 A US 14002108A US 2008246711 A1 US2008246711 A1 US 2008246711A1
- Authority
- US
- United States
- Prior art keywords
- video
- display
- video data
- recited
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/0426—Layout of electrodes and connections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0202—Addressing of scan or signal lines
- G09G2310/0221—Addressing of scan or signal lines with use of split matrices
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0281—Arrangement of scan or data electrode driver circuits at the periphery of a panel not inherent to a split matrix structure
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0223—Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/08—Details of image data interface between the display device controller and the data line driver circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
- G09G3/3666—Control of matrices with row and column drivers using an active matrix with the matrix divided into sections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
Definitions
- the invention relates to display devices. More specifically, the invention describes a method and apparatus for using driving LCD panel drive electronics.
- LCDs Liquid Crystal Displays
- CRT Cathode Ray Tube
- FIG. 1 is a block diagram showing an example of a conventional active matrix liquid crystal display device 100 that includes a liquid crystal display panel 102 , a data (or a column) driver 104 that includes a number of data latches 106 - 1 through 106 - n suitable for storing image data, a gate driver 108 that includes gate driver logic circuits 110 , a timing controller unit (also referred to as a TCON) 112 , and a memory 114 suitable for storing image data included in or coupled to the TCON 112 .
- the memory 114 takes the form of a frame memory capable of storing an entire video frame or in other cases, the memory 114 takes the form of a line buffer capable of storing a single line of video data.
- the image data is stored in the memory 114 in such a way as to be available to be transferred to the latches 106 one frame line at a time within a period of time referred to as a line period ⁇ .
- a pixel clock generator unit 116 also included in or coupled to the TCON 112 is used to convert video data delivered at a link clock rate to the required pixel clock rate.
- the TCON 112 is connected to a video source 128 (such as a personal computer, TV or other such device) suitably arranged to output a video signal (and, in most cases, an associated audio signal).
- a video source 128 such as a personal computer, TV or other such device
- the TCON 112 sends video data one pixel at a time by way of a multidrop bus 130 to be stored in a correspondingly enabled one of the data latches 106 .
- a first latch receives a latch enable signal and stores the appropriate pixel data, after which a second latch receives the latch enable signal and stores the appropriate pixel data and so on until all 3072 latches have been enabled and stored the appropriate pixel data one at a time.
- the TCON 112 must send the all pixel data to the appropriate one of the 3072 data latches within the line period ⁇ . Once all the video data for a particular frame line has been received and latched, the video data is then available to drive selected ones of a number of picture elements 118 included in the LCD array 102 used to form the displayed image.
- the TCON 112 in order for the TCON 112 to provide the correct pixel data to the correct data latch, the TCON 112 must provide a handshake enable signal between each data latch 106 that must propagate from the leftmost data latch 106 - 1 to the rightmost data latch 106 - n in such a way that all video data for a particular frame line is stored with the line period ⁇ . Since even the rightmost data latch 106 - n must be driven by the TCON 112 , the number of pixels per line is limited by the ability of the TCON 112 to adequately drive the rightmost (and therefore most distant) data latch 106 - n .
- the large number of components (3072 in the case of an 1024 RGB display) coupled to the large multidrop bus 130 presents a severe challenge to the TCON 112 to preserve signal integrity. Since signal integrity is crucial to the proper operation of the display 100 , the data rate is typically reduced thereby severely limiting the resolution of the display 100 since all data for a single frame line must be transferred to all data latches 106 within a single line period ⁇ which is typically about 20 microseconds.
- a display architecture embodied as a method, apparatus, and system suitable for implementation with digital displays, such as liquid crystal displays (LCDs), that is independent of pixel rate and provides a high speed, high bandwidth digital display platform.
- digital displays such as liquid crystal displays (LCDs)
- a packet based method of driving selected pixel elements by way of associated data latches included in a column driver is disclosed. For each frame lines in a video frame, a number of video data packets are provided directly to the column driver at a link rate and each of the number of data latches are populated with appropriate video data based upon video data packets within a line period ⁇ . Selected pixel elements are driven based upon the video data.
- a digital display device in another embodiment, includes a number of pixel elements, an interface arranged to receive and distribute video data packets at a link rate, and a number of data latches each of which are arranged to receive a distributed video data packet from the interface, store video data associated with the received video data packet, and drive selected ones of the pixel elements based upon stored video data.
- computer program product for driving selected pixel elements by way of associated data latches included in a column driver
- Computer code for providing a number of video data packets directly to the column driver at a link rate, computer code for populating each of the number of data latches with appropriate video data based upon video data packets within a line period ⁇ , computer code for driving selected pixel elements based upon the video data, and computer readable medium for storing the computer code.
- FIG. 1 is a block diagram showing an example of a conventional active matrix liquid crystal display device.
- FIG. 2 shows an exemplary digital display system in accordance with an embodiment of the invention.
- FIG. 3 shows a representative data packet in accordance with an embodiment of the invention.
- FIG. 4 shows a high-level diagram of a data stream for transmission over the link in accordance with an embodiment of the invention.
- FIG. 5 shows an embodiment of the invention whereby a digital display unit includes two column drivers, each of which is used to drive pixels in corresponding portions of a partitioned display.
- FIG. 6 illustrates another system that can be used to implement the invention.
- a timing controller In order for conventionally configured digital display devices, such as LCD panels, to display images, a timing controller must propagate video data (in the form of pixel data at a pixel clock) from a first (typically a leftmost data latch) to a last (typically a rightmost data latch) in such a way that all video data for a particular frame line is stored with a single line period ⁇ (usually about 20 microseconds). Since even the last data latch must be driven by the timing controller, the number of pixels per line is limited by the ability of the timing controller to adequately drive the rightmost (and therefore most distant) data latch within the specified line period ⁇ .
- RSDS Reduced Swing Differential Signaling
- a packet based display architecture embodied as a method, apparatus, and system suitable for implementation with digital displays, such as liquid crystal displays (LCDs), that decouples the pixel rate from the line period ⁇ , simplifies the column driver circuitry provides a high speed, high bandwidth digital display platform.
- the display architecture does away with the large data bus commonly used with conventional digital display architecture in favor of a point to point “daisy chain” configuration. In this configuration, a number of data latches consistent with a native horizontal line resolution of the display are directly connected to each other. In this way, the video data packets are transported and received at a link data rate and not as required in conventional display architectures, at the pixel data rate.
- the complexity of the LCD driver circuitry is greatly simplified since there is no requirement for pixel clock regeneration (such as time based recovery) and the size of the data bus is greatly reduced since the data packets themselves can be encoded to provide necessary timing and other signals heretofore provided by separate data lines in the data bus.
- the native line resolution of the display i.e., the number of horizontal pixels
- the native line resolution of the display can be substantially increased without the concomitant increase in driver complexity or bus size since the only constraint is that all necessary video data be latched for a particular frame line within the line period ⁇ .
- any digital fixed pixel display be it LCD, plasma, DLP based
- any digital fixed pixel display is also suitable and therefore the use of an LCD panel in the following description should not be considered to limit either the scope or the intent of the invention.
- the invention is also well suited to be used in conjunction with any packet based video display interface such as described in copending U.S. patent application Ser. No. 10/726,794 entitled “PACKET BASED VIDEO DISPLAY INTERFACE AND METHODS OF USE THEREOF” by Kobayashi filed Dec. 3, 2003 and incorporated herein by reference for all purposes.
- FIG. 2 shows an exemplary digital display system 200 in accordance with an embodiment of the invention.
- the system 200 includes a digital display unit 202 coupled to a video source 204 having a graphics engine 206 by way of a data link 208 .
- the video source 204 can include either or both a digital image (i.e. still or digital video) source and/or an analog image (i.e., still or analog video) source.
- the video source 204 provides various video signals that can have any number and type of well-known formats, such as composite video, serial digital, parallel digital, RGB, or consumer digital video.
- the video signal can be an analog video signal provided the source 204 includes some form of an analog video source such as for example, an analog television, still camera, analog VCR, DVD player, camcorder, laser disk player, TV tuner, set top box (with satellite DSS or cable signal) and the like.
- the source 204 can also include a digital image source such as for example a digital television (DTV), digital still camera, and the like.
- the digital video signal can be any number and type of well known digital formats such as, SMPTE 274M-1995 (1920 ⁇ 1080 resolution, progressive or interlaced scan), SMPTE 296M-1997 (1280 ⁇ 720 resolution, progressive scan), as well as standard 480 progressive scan video.
- the LCD panel 202 includes a number of picture elements 210 (pixels) that are arranged in a matrix connected to a data driver 212 by way of a plurality of data lines 214 and a plurality of gate lines 216 .
- these picture elements take the form of a plurality of thin film transistors (TFTs) 218 that are connected between the data lines 214 and the gate lines 216 .
- TFTs thin film transistors
- each of data latch 220 outputs digital data signals to an associated digital to analog converter (DAC) 222 by way of the data lines 214 .
- DAC digital to analog converter
- each of logic circuit 224 included in a gate driver 226 outputs a predetermined scanning signal to the gate lines 216 in sequence at timings which are in sync with a horizontal synchronizing signal. In this way, the TFTs 218 are turned ON when the predetermined scanning signal is supplied to the gate lines 214 to transmit the analog data signals supplied by the DACs 222 by way of the data lines 214 that ultimately drive selected
- the graphics engine 206 When the graphics engine 206 includes or is coupled to an analog video source, the graphics engine 206 digitizes the analog data to form digital data that is then packetized into a number of data packets 228 .
- each of the data packets are transmitted to the display 202 by way of the link 208 at a transmission rate referred to as a link rate LR that is independent of the native stream rates of the video data.
- the bandwidth of the link 208 must be greater than the aggregate bandwidth of all data stream(s) being transmitted over the link 208 .
- all video data are digitized (if necessary) and, in most cases, packetized prior to transmission over the link 208 .
- the display unit 202 itself will packetize any video and/or audio data transmitted over the link 208 in an unpacketized form thereby enabling the use of the display 202 with all video sources.
- the speed, or link rate, of the link 208 can be configured to include a number of logical data channels (not shown) that can be adjusted to compensate for link conditions.
- the link 208 can support SXGA 60 Hz with a color depth of 18 bits per pixel over a single channel. It should be noted that a reduction in the number of channels reduces not only the cost of interconnect, but also reduces the power consumption which is an important consideration (and desirable) for power sensitive applications such as portable devices and the like. However, by increasing the number of channels to four, the link 208 can support WQSXGA (3200 ⁇ 2048 image resolution) with a color depth of 24-bits per pixel at 60 Hz.
- a representative data packet 300 is shown in FIG. 3 includes a data packet header 302 that in one embodiment includes 16 bits where four bits are the Stream ID (SID), a fifth bit is a video frame sequence bit which acts as the least significant bit of the frame counter which toggles from “0” to “1” or from “1” to “0” at the video frame boundary (used only for uncompressed video stream). Sixth and seventh bits are reserved whereas the remaining bits include a 4-bit CRC (CRC) that checks errors for the previous eight bits.
- SID Stream ID
- CRC CRC
- the video source 204 forms a data stream 234 that includes a number of the data packets 228 which are then received and processed by the display interface 230 .
- the data packets 228 are then forwarded to directly to the data latches 220 included in the column driver 212 in such a way that all the video data (in the form of pixel data) used for the display of a particular frame line n of the video frame is provided to the data latches 220 within a line period ⁇ . Therefore, once each data latch 220 has appropriate pixel data stored therein, the data driver 212 drive appropriate ones of the TFTs 218 in the LCD array 202 .
- FIG. 4 shows a high-level diagram of a data stream 400 for transmission over the link 208 formed of a number of video data packets 402 and audio data packets 404 multiplexed into the single data stream 400 .
- each frame line is formed of at least 1280 pixels (or 3840 sub-pixels) therefore requiring 3840 data latches be used to store a single frame line of video data within the line period ⁇ .
- a group of 3840 data packets (as defined by corresponding packet headers 406 ) are stored in a memory 236 that can be either a frame memory or a line buffer. It should also be noted, however, that the memory 236 can be bypassed or be absent altogether if a strictly pipelined architecture is desired. In the pipelined architecture, the video source 204 would provide the necessary control signals and configure the data packets appropriately.
- the stored data packets are then forwarded to the LCD column controller 212 .
- the data packets 228 are then forwarded in a point to point fashion (also referred to as a daisy chain style) to the appropriate ones of the data latches 220 at which point each is depacketized such that the appropriate video data (or audio data) is stored in the appropriate data latch within one line period ⁇ .
- the video data is ready to drive the appropriate ones of the pixel elements 210 located in the display 202 after processing by corresponding DACs 222 .
- the number of lines required to provide the appropriate video data to the data latches 220 can be as low as 2 as opposed to approximately 24 in conventional LCD driver architectures.
- FIG. 5 shows an embodiment of the invention whereby a digital display unit 500 includes two column drivers 502 and 504 each of which is used to drive pixels in corresponding portions 506 and 508 of a partitioned display 510 .
- each of the column drivers 502 and 504 require substantially less current to drive the corresponding picture elements 512 and 514 (which may include, for example, TFTs 218 described earlier) since the parasitic capacitance due to the reduced length of the data lines 516 and 518 are commensurably reduced.
- FIG. 6 illustrates a system 600 that can be used to implement the invention.
- the system 600 is only an example of a graphics system in which the present invention can be implemented.
- System 600 includes central processing unit (CPU) 610 , random access memory (RAM) 620 , read only memory (ROM) 625 , one or more peripherals 630 , graphics controller 660 , primary storage devices 640 and 650 , and digital display unit 670 .
- CPU 610 is also coupled to one or more input/output devices 690 .
- Graphics controller 660 generates image data and corresponding reference signals, and provides both to digital display unit 670 .
- the image data can be generated, for example, based on pixel data received from CPU 610 or from an external circuitry.
Abstract
In a digital display device, a packet based method of driving selected pixel elements by way of associated data latches included in a column driver is disclosed. For each frame lines in a video frame, a number of video data packets are provided directly to the column driver at a link rate and each of the number of data latches are populated with appropriate video data based upon video data packets within a line period τ. Selected pixel elements are driven based upon the video data.
Description
- This application is a continuation of and takes priority under 35 U.S.C. 120 from U.S. patent application Ser. No. 10/909,103 filed Jul. 29, 2004, which took priority under 35 U.S.C. 119(e) to (i) U.S. Provisional Patent Application No. 60/504,060 (Attorney Docket No. GENSP013P2) filed on Sep. 18, 2003, entitled “DIGITAL/ANALOG VIDEO INTERCONNECT AND METHODS OF USE THEREOF” by Kobayashi, and (ii) U.S. Provisional Patent Application No. 60/563,120 (Attorney Docket No. GENSP112P) filed on Apr. 15, 2004, entitled “USING PACKET TRANSFER FOR DRIVING LCD PANEL DRIVER ELECTRONICS” by Kobayashi, each of which are hereby incorporated by reference herein in their entirety.
- 1. Field of the Invention
- The invention relates to display devices. More specifically, the invention describes a method and apparatus for using driving LCD panel drive electronics.
- 2. Overview
- Liquid Crystal Displays (LCDs) have begun to supersede Cathode Ray Tube (CRT) based monitors in the monitor and television applications markets due in part to the fact that LCDs have several advantages compared to CRT based technology. These advantages include smaller size (60% less than comparable CRTs), lower power consumption (50%), lighter weight (70% less than CRT), no electromagnetic fields, and longer service life.
-
FIG. 1 is a block diagram showing an example of a conventional active matrix liquidcrystal display device 100 that includes a liquidcrystal display panel 102, a data (or a column)driver 104 that includes a number of data latches 106-1 through 106-n suitable for storing image data, agate driver 108 that includes gatedriver logic circuits 110, a timing controller unit (also referred to as a TCON) 112, and amemory 114 suitable for storing image data included in or coupled to the TCON 112. In some cases, thememory 114 takes the form of a frame memory capable of storing an entire video frame or in other cases, thememory 114 takes the form of a line buffer capable of storing a single line of video data. In either case, the image data is stored in thememory 114 in such a way as to be available to be transferred to thelatches 106 one frame line at a time within a period of time referred to as a line period τ. As shown, a pixelclock generator unit 116 also included in or coupled to the TCON 112 is used to convert video data delivered at a link clock rate to the required pixel clock rate. - Typically, the TCON 112 is connected to a video source 128 (such as a personal computer, TV or other such device) suitably arranged to output a video signal (and, in most cases, an associated audio signal). During operation, the TCON 112 sends video data one pixel at a time by way of a
multidrop bus 130 to be stored in a correspondingly enabled one of thedata latches 106. For example, if the display panel has 1024 pixels per line then there are 1024 latches per line (it should be noted that in the case of a full color display, each pixel is formed of 3 subpixels, Red, Green, and Blue and therefore there are a total of 1024×3=3072 data latches) each of which is connected to themultidrop data bus 130. When the TCON 112 is loading the video data, a first latch receives a latch enable signal and stores the appropriate pixel data, after which a second latch receives the latch enable signal and stores the appropriate pixel data and so on until all 3072 latches have been enabled and stored the appropriate pixel data one at a time. In this way, for each frame line, the TCON 112 must send the all pixel data to the appropriate one of the 3072 data latches within the line period τ. Once all the video data for a particular frame line has been received and latched, the video data is then available to drive selected ones of a number ofpicture elements 118 included in theLCD array 102 used to form the displayed image. - Therefore, in order for the TCON 112 to provide the correct pixel data to the correct data latch, the TCON 112 must provide a handshake enable signal between each
data latch 106 that must propagate from the leftmost data latch 106-1 to the rightmost data latch 106-n in such a way that all video data for a particular frame line is stored with the line period τ. Since even the rightmost data latch 106-n must be driven by the TCON 112, the number of pixels per line is limited by the ability of the TCON 112 to adequately drive the rightmost (and therefore most distant) data latch 106-n. The large number of components (3072 in the case of an 1024 RGB display) coupled to thelarge multidrop bus 130 presents a severe challenge to the TCON 112 to preserve signal integrity. Since signal integrity is crucial to the proper operation of thedisplay 100, the data rate is typically reduced thereby severely limiting the resolution of thedisplay 100 since all data for a single frame line must be transferred to alldata latches 106 within a single line period τ which is typically about 20 microseconds. - One approach to solving this problem is to increase the size of the
multidrop bus 130 that unfortunately also increases the line capacitance making it difficult to optimize the transmission of the data on the bus. Other approaches (such as reduced swing differential signaling or RSDS) use multiple busses with 2 pixels per clock instead of a single multidrop bus and a single pixel per clock. Although this approach reduces the drive capability required for the TCON 112, it has the unfortunate result of substantially increasing the complexity of the TCON driving circuitry (as well as doubling the number of pins). For example, in the case of 24 bit color, the RSDS approach would require 24 transmission lines in addition to a dedicated clock line greatly increasing the complexity of theLCD column driver 104. - Therefore a high speed, high bandwidth approach to driving an digital display is needed.
- What is provided is a display architecture embodied as a method, apparatus, and system suitable for implementation with digital displays, such as liquid crystal displays (LCDs), that is independent of pixel rate and provides a high speed, high bandwidth digital display platform.
- In a digital display device, a packet based method of driving selected pixel elements by way of associated data latches included in a column driver is disclosed. For each frame lines in a video frame, a number of video data packets are provided directly to the column driver at a link rate and each of the number of data latches are populated with appropriate video data based upon video data packets within a line period τ. Selected pixel elements are driven based upon the video data.
- In another embodiment, a digital display device is disclosed that includes a number of pixel elements, an interface arranged to receive and distribute video data packets at a link rate, and a number of data latches each of which are arranged to receive a distributed video data packet from the interface, store video data associated with the received video data packet, and drive selected ones of the pixel elements based upon stored video data.
- In yet another embodiment, computer program product for driving selected pixel elements by way of associated data latches included in a column driver In a packet based digital display device is disclosed. Computer code for providing a number of video data packets directly to the column driver at a link rate, computer code for populating each of the number of data latches with appropriate video data based upon video data packets within a line period τ, computer code for driving selected pixel elements based upon the video data, and computer readable medium for storing the computer code.
-
FIG. 1 is a block diagram showing an example of a conventional active matrix liquid crystal display device. -
FIG. 2 shows an exemplary digital display system in accordance with an embodiment of the invention. -
FIG. 3 shows a representative data packet in accordance with an embodiment of the invention. -
FIG. 4 shows a high-level diagram of a data stream for transmission over the link in accordance with an embodiment of the invention. -
FIG. 5 shows an embodiment of the invention whereby a digital display unit includes two column drivers, each of which is used to drive pixels in corresponding portions of a partitioned display. -
FIG. 6 illustrates another system that can be used to implement the invention. - Reference will now be made in detail to a particular embodiment of the invention an example of which is illustrated in the accompanying drawings. While the invention will be described in conjunction with the particular embodiment, it will be understood that it is not intended to limit the invention to the described embodiment. To the contrary, it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims.
- In order for conventionally configured digital display devices, such as LCD panels, to display images, a timing controller must propagate video data (in the form of pixel data at a pixel clock) from a first (typically a leftmost data latch) to a last (typically a rightmost data latch) in such a way that all video data for a particular frame line is stored with a single line period τ (usually about 20 microseconds). Since even the last data latch must be driven by the timing controller, the number of pixels per line is limited by the ability of the timing controller to adequately drive the rightmost (and therefore most distant) data latch within the specified line period τ. As the resolution of a display increases (3072 data latches in the case of a 1024 RGB display), the ability of the timing controller to adequately drive a multidrop bus coupled thereto becomes progressively more difficult and problematic to preserve signal integrity. Since signal integrity is crucial to the proper operation of the display, the data rate is typically reduced thereby severely limiting the resolution of the display since all data for a single frame line must be transferred to all data latches within a single line period τ which is typically about 20 microseconds.
- One approach to solving this problem is to increase the size of the multidrop bus that unfortunately also has the effect of increasing the line capacitance making it difficult to optimize the transmission of the data on the bus. Other approaches (such as Reduced Swing Differential Signaling, or RSDS) use multiple busses with 2 pixels per clock instead of a single multidrop bus and a single pixel per clock. Although this approach reduces the drive requirements for the timing controller, it has the unfortunate result of substantially increasing the complexity of the timing controller driving circuitry (as well as doubling the number of pins). For example, in the case of 24 bit color, the RSDS approach requires that the data bus have at least 24 transmission lines in addition to a dedicated clock line thereby greatly increasing the complexity of the LCD column driver.
- Accordingly, a packet based display architecture embodied as a method, apparatus, and system suitable for implementation with digital displays, such as liquid crystal displays (LCDs), that decouples the pixel rate from the line period τ, simplifies the column driver circuitry provides a high speed, high bandwidth digital display platform. The display architecture does away with the large data bus commonly used with conventional digital display architecture in favor of a point to point “daisy chain” configuration. In this configuration, a number of data latches consistent with a native horizontal line resolution of the display are directly connected to each other. In this way, the video data packets are transported and received at a link data rate and not as required in conventional display architectures, at the pixel data rate.
- In this way, the complexity of the LCD driver circuitry is greatly simplified since there is no requirement for pixel clock regeneration (such as time based recovery) and the size of the data bus is greatly reduced since the data packets themselves can be encoded to provide necessary timing and other signals heretofore provided by separate data lines in the data bus. In addition, the native line resolution of the display (i.e., the number of horizontal pixels) can be substantially increased without the concomitant increase in driver complexity or bus size since the only constraint is that all necessary video data be latched for a particular frame line within the line period τ.
- The invention will now be described in terms of a representative LCD panel. However, it should be noted that any digital fixed pixel display, be it LCD, plasma, DLP based, is also suitable and therefore the use of an LCD panel in the following description should not be considered to limit either the scope or the intent of the invention. It should be noted that the invention is also well suited to be used in conjunction with any packet based video display interface such as described in copending U.S. patent application Ser. No. 10/726,794 entitled “PACKET BASED VIDEO DISPLAY INTERFACE AND METHODS OF USE THEREOF” by Kobayashi filed Dec. 3, 2003 and incorporated herein by reference for all purposes.
- Accordingly,
FIG. 2 shows an exemplarydigital display system 200 in accordance with an embodiment of the invention. Thesystem 200 includes adigital display unit 202 coupled to avideo source 204 having agraphics engine 206 by way of adata link 208. It should be noted that thevideo source 204 can include either or both a digital image (i.e. still or digital video) source and/or an analog image (i.e., still or analog video) source. Accordingly, thevideo source 204 provides various video signals that can have any number and type of well-known formats, such as composite video, serial digital, parallel digital, RGB, or consumer digital video. The video signal can be an analog video signal provided thesource 204 includes some form of an analog video source such as for example, an analog television, still camera, analog VCR, DVD player, camcorder, laser disk player, TV tuner, set top box (with satellite DSS or cable signal) and the like. Thesource 204 can also include a digital image source such as for example a digital television (DTV), digital still camera, and the like. The digital video signal can be any number and type of well known digital formats such as, SMPTE 274M-1995 (1920×1080 resolution, progressive or interlaced scan), SMPTE 296M-1997 (1280×720 resolution, progressive scan), as well as standard 480 progressive scan video. - The
LCD panel 202 includes a number of picture elements 210 (pixels) that are arranged in a matrix connected to adata driver 212 by way of a plurality ofdata lines 214 and a plurality of gate lines 216. In the described embodiment, these picture elements take the form of a plurality of thin film transistors (TFTs) 218 that are connected between thedata lines 214 and the gate lines 216. During operation, each ofdata latch 220 outputs digital data signals to an associated digital to analog converter (DAC) 222 by way of the data lines 214. Concurrently, each oflogic circuit 224 included in agate driver 226 outputs a predetermined scanning signal to thegate lines 216 in sequence at timings which are in sync with a horizontal synchronizing signal. In this way, theTFTs 218 are turned ON when the predetermined scanning signal is supplied to thegate lines 214 to transmit the analog data signals supplied by theDACs 222 by way of thedata lines 214 that ultimately drive selected ones of thepicture elements 210. - When the
graphics engine 206 includes or is coupled to an analog video source, thegraphics engine 206 digitizes the analog data to form digital data that is then packetized into a number ofdata packets 228. In the described embodiment, each of the data packets are transmitted to thedisplay 202 by way of thelink 208 at a transmission rate referred to as a link rate LR that is independent of the native stream rates of the video data. It should be noted, however, that the bandwidth of thelink 208 must be greater than the aggregate bandwidth of all data stream(s) being transmitted over thelink 208. Regardless of the type of video source or display, however, all video data are digitized (if necessary) and, in most cases, packetized prior to transmission over thelink 208. In some cases, however, using apacketizer 230 included in or coupled to adisplay interface 232, thedisplay unit 202 itself will packetize any video and/or audio data transmitted over thelink 208 in an unpacketized form thereby enabling the use of thedisplay 202 with all video sources. - In the described embodiment, the speed, or link rate, of the
link 208 can be configured to include a number of logical data channels (not shown) that can be adjusted to compensate for link conditions. For example, at 2.5 Gbps per channel, thelink 208 can support SXGA 60 Hz with a color depth of 18 bits per pixel over a single channel. It should be noted that a reduction in the number of channels reduces not only the cost of interconnect, but also reduces the power consumption which is an important consideration (and desirable) for power sensitive applications such as portable devices and the like. However, by increasing the number of channels to four, thelink 208 can support WQSXGA (3200×2048 image resolution) with a color depth of 24-bits per pixel at 60 Hz. or QSXGA (2560×2048) with a color depth of 18-bits per pixel at 60 Hz, without data compression. Even at the lowest rate of 1.0 Gbps per channel, only two channels are required to support an uncompressed HDTV (i.e., 1080i or 720p) data stream. - A representative data packet 300 is shown in
FIG. 3 includes adata packet header 302 that in one embodiment includes 16 bits where four bits are the Stream ID (SID), a fifth bit is a video frame sequence bit which acts as the least significant bit of the frame counter which toggles from “0” to “1” or from “1” to “0” at the video frame boundary (used only for uncompressed video stream). Sixth and seventh bits are reserved whereas the remaining bits include a 4-bit CRC (CRC) that checks errors for the previous eight bits. - In order to transmit the video data, the
video source 204 forms adata stream 234 that includes a number of thedata packets 228 which are then received and processed by thedisplay interface 230. In the described embodiment, thedata packets 228 are then forwarded to directly to the data latches 220 included in thecolumn driver 212 in such a way that all the video data (in the form of pixel data) used for the display of a particular frame line n of the video frame is provided to the data latches 220 within a line period τ. Therefore, once each data latch 220 has appropriate pixel data stored therein, thedata driver 212 drive appropriate ones of theTFTs 218 in theLCD array 202. -
FIG. 4 shows a high-level diagram of adata stream 400 for transmission over thelink 208 formed of a number of video data packets 402 and audio data packets 404 multiplexed into thesingle data stream 400. In this example the video data packets 402 are consistent with UXGA graphics 1280×720p video (Stream ID=1) having an associated audio in the form of the audio packets 404 (Stream ID=2). In this example, each frame line is formed of at least 1280 pixels (or 3840 sub-pixels) therefore requiring 3840 data latches be used to store a single frame line of video data within the line period τ. For example, in one embodiment, when thedata stream 400 is received at thedisplay interface 230, a group of 3840 data packets (as defined by corresponding packet headers 406) are stored in amemory 236 that can be either a frame memory or a line buffer. It should also be noted, however, that thememory 236 can be bypassed or be absent altogether if a strictly pipelined architecture is desired. In the pipelined architecture, thevideo source 204 would provide the necessary control signals and configure the data packets appropriately. - Returning to the described embodiment that includes the
memory 236, once all 3840 data packets are properly stored in thememory 236 and accounted for, the stored data packets are then forwarded to theLCD column controller 212. Thedata packets 228 are then forwarded in a point to point fashion (also referred to as a daisy chain style) to the appropriate ones of the data latches 220 at which point each is depacketized such that the appropriate video data (or audio data) is stored in the appropriate data latch within one line period τ. At this point, the video data is ready to drive the appropriate ones of thepixel elements 210 located in thedisplay 202 after processing by correspondingDACs 222. In this way, the number of lines required to provide the appropriate video data to the data latches 220 can be as low as 2 as opposed to approximately 24 in conventional LCD driver architectures. -
FIG. 5 shows an embodiment of the invention whereby adigital display unit 500 includes twocolumn drivers portions display 510. By dividing thedisplay 510 into theportions column drivers picture elements 512 and 514 (which may include, for example,TFTs 218 described earlier) since the parasitic capacitance due to the reduced length of thedata lines -
FIG. 6 illustrates asystem 600 that can be used to implement the invention. Thesystem 600 is only an example of a graphics system in which the present invention can be implemented.System 600 includes central processing unit (CPU) 610, random access memory (RAM) 620, read only memory (ROM) 625, one ormore peripherals 630,graphics controller 660,primary storage devices digital display unit 670.CPU 610 is also coupled to one or more input/output devices 690.Graphics controller 660 generates image data and corresponding reference signals, and provides both todigital display unit 670. The image data can be generated, for example, based on pixel data received fromCPU 610 or from an external circuitry. - Although only a few embodiments of the present invention have been described, it should be understood that the present invention may be embodied in many other specific forms without departing from the spirit or the scope of the present invention. The present examples are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope of the appended claims along with their full scope of equivalents.
- While this invention has been described in terms of a preferred embodiment, there are alterations, permutations, and equivalents that fall within the scope of this invention. It should also be noted that there are many alternative ways of implementing both the process and apparatus of the present invention. It is therefore intended that the invention be interpreted as including all such alterations, permutations, and equivalents as fall within the true spirit and scope of the present invention.
Claims (24)
1. A system comprising;
a display unit arranged to display video data; and
a display unit controller unit operatively coupled to the display unit, wherein the display unit controller enables the display unit to display the video data without any timing adjustments being applied to the video data.
2. A system as recited in claim 1 , wherein the system is in communication with a video source configured to provide the video data.
3. A system as recited in claim 1 , wherein the display unit controller comprises:
a plurality of data latches in accordance with a native horizontal line resolution of the display unit.
4. A system as recited in claim 3 , wherein the data latches are connected to each other in a point to point daisy chain configuration.
5. A system as recited in claim 4 , wherein the plurality of data latches is populated with appropriate video data within a line period τ.
6. A system as recited in claim 2 , wherein the system is connected to the video source by way of a link and wherein the video data takes the form of video data packets and wherein the video data packets are passed from the video source directly to the display unit interface over the link at a link rate.
7. A display controller, comprising:
a video display interface arranged to operatively couple the display controller to a display unit; and
a video source interface arranged to receive video data from a video source wherein the display controller enables the display unit to display the video data received from the video source without any timing adjustments being applied to the video data.
8. A display controller as recited in claim 7 , wherein the display controller includes a plurality of data latches in accordance with a native horizontal line resolution of the display unit.
9. A display controller as recited in claim 8 , wherein the data latches are connected to each other in a point to point daisy chain configuration.
10. A display controller as recited in claim 9 , wherein the plurality of data latches is populated with appropriate video data within a line period τ.
11. A display controller as recited in claim 7 , wherein the video source interface is connected to the video source by way of a link and wherein the video data takes the form of video data packets and wherein the video data packets are passed from the video source over the link directly to the display controller by way of the video source interface at a link rate.
12. A display controller as recited in claim 7 , wherein the display unit is partitioned into at least two partitions each of which is provided appropriate video data by the display unit interface.
13. A display controller as recited in claim 12 , wherein an amount of current required to display the video data by each of the partitions is substantially reduced over that which would otherwise be required.
14. A display controller as recited in claim 1 , wherein the display unit is a LCD display unit.
15. A method performed by a video processor operatively coupled to a video display, comprising:
receiving video data at the video processor; and
the video processor enabling the video display to display the received video data without applying any timing adjustments to the video data.
16. A method as recited in claim 15 , wherein the video data is packetized video data.
17. A method as recited in claim 16 , wherein the video processor includes a display interface operatively coupled to the display unit and a video source interface arranged to receive the video data packets.
18. A method as recited in claim 17 , wherein the received video data packets are forwarded directly to the display interface.
19. A method as recited in claim 18 , display interface includes a plurality of data latches in accordance with a native resolution of the display unit.
20. A method as recited in claim 19 , wherein the plurality of data latches are connected to each other in a daisy chain arrangement.
21. A method as recited in claim 19 , wherein the received video data packets are forwarded directly to the plurality of data latches in a pipelined manner.
22. A method as recited in claim 15 , wherein the video display is partitioned into at least two partitions each of which is provided appropriate video data by the video processor.
23. A method as recited in claim 22 , wherein an amount of current required to display the video data by each of the partitions is substantially reduced over that which would otherwise be required.
24. A method as recited in claim 15 , wherein the video display is a LCD display unit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/140,021 US20080246711A1 (en) | 2003-09-18 | 2008-06-16 | Using packet transfer for driving lcd panel driver electronics |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US50406003P | 2003-09-18 | 2003-09-18 | |
US56312004P | 2004-04-15 | 2004-04-15 | |
US10/909,103 US7405719B2 (en) | 2003-05-01 | 2004-07-29 | Using packet transfer for driving LCD panel driver electronics |
US12/140,021 US20080246711A1 (en) | 2003-09-18 | 2008-06-16 | Using packet transfer for driving lcd panel driver electronics |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/909,103 Continuation US7405719B2 (en) | 2003-05-01 | 2004-07-29 | Using packet transfer for driving LCD panel driver electronics |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080246711A1 true US20080246711A1 (en) | 2008-10-09 |
Family
ID=34317485
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/909,103 Active 2025-09-27 US7405719B2 (en) | 2003-05-01 | 2004-07-29 | Using packet transfer for driving LCD panel driver electronics |
US12/140,021 Abandoned US20080246711A1 (en) | 2003-09-18 | 2008-06-16 | Using packet transfer for driving lcd panel driver electronics |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/909,103 Active 2025-09-27 US7405719B2 (en) | 2003-05-01 | 2004-07-29 | Using packet transfer for driving LCD panel driver electronics |
Country Status (7)
Country | Link |
---|---|
US (2) | US7405719B2 (en) |
EP (1) | EP1517292A3 (en) |
JP (1) | JP2005165273A (en) |
KR (1) | KR20050028816A (en) |
CN (1) | CN100430988C (en) |
SG (1) | SG110148A1 (en) |
TW (1) | TWI350989B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120038684A1 (en) * | 2010-08-10 | 2012-02-16 | Do-Hyung Ryu | Display device and driving method thereof |
US8248960B2 (en) | 2007-05-01 | 2012-08-21 | Sharp Kabushiki Kaisha | Data transmission with dynamic modulation scheme and/or transfer rate |
Families Citing this family (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7068686B2 (en) | 2003-05-01 | 2006-06-27 | Genesis Microchip Inc. | Method and apparatus for efficient transmission of multimedia data packets |
US8059673B2 (en) * | 2003-05-01 | 2011-11-15 | Genesis Microchip Inc. | Dynamic resource re-allocation in a packet based video display interface |
US7839860B2 (en) * | 2003-05-01 | 2010-11-23 | Genesis Microchip Inc. | Packet based video display interface |
US20040221312A1 (en) * | 2003-05-01 | 2004-11-04 | Genesis Microchip Inc. | Techniques for reducing multimedia data packet overhead |
US7620062B2 (en) * | 2003-05-01 | 2009-11-17 | Genesis Microchips Inc. | Method of real time optimizing multimedia packet transmission rate |
US20040221315A1 (en) * | 2003-05-01 | 2004-11-04 | Genesis Microchip Inc. | Video interface arranged to provide pixel data independent of a link character clock |
US20040218624A1 (en) * | 2003-05-01 | 2004-11-04 | Genesis Microchip Inc. | Packet based closed loop video display interface with periodic status checks |
US7405719B2 (en) | 2003-05-01 | 2008-07-29 | Genesis Microchip Inc. | Using packet transfer for driving LCD panel driver electronics |
US7424558B2 (en) | 2003-05-01 | 2008-09-09 | Genesis Microchip Inc. | Method of adaptively connecting a video source and a video display |
US6992987B2 (en) * | 2003-05-01 | 2006-01-31 | Genesis Microchip Inc. | Enumeration method for the link clock rate and the pixel/audio clock rate |
US8204076B2 (en) * | 2003-05-01 | 2012-06-19 | Genesis Microchip Inc. | Compact packet based multimedia interface |
US7088741B2 (en) | 2003-05-01 | 2006-08-08 | Genesis Microchip Inc. | Using an auxilary channel for video monitor training |
US8068485B2 (en) | 2003-05-01 | 2011-11-29 | Genesis Microchip Inc. | Multimedia interface |
US7567592B2 (en) * | 2003-05-01 | 2009-07-28 | Genesis Microchip Inc. | Packet based video display interface enumeration method |
US20040218599A1 (en) * | 2003-05-01 | 2004-11-04 | Genesis Microchip Inc. | Packet based video display interface and methods of use thereof |
US7733915B2 (en) * | 2003-05-01 | 2010-06-08 | Genesis Microchip Inc. | Minimizing buffer requirements in a digital video system |
US7800623B2 (en) * | 2003-09-18 | 2010-09-21 | Genesis Microchip Inc. | Bypassing pixel clock generation and CRTC circuits in a graphics controller chip |
US7487273B2 (en) * | 2003-09-18 | 2009-02-03 | Genesis Microchip Inc. | Data packet based stream transport scheduler wherein transport data link does not include a clock line |
US7613300B2 (en) * | 2003-09-26 | 2009-11-03 | Genesis Microchip Inc. | Content-protected digital link over a single signal line |
US7634090B2 (en) * | 2003-09-26 | 2009-12-15 | Genesis Microchip Inc. | Packet based high definition high-bandwidth digital content protection |
DE602004031785D1 (en) * | 2004-11-19 | 2011-04-21 | Uponor Innovation Ab | METHOD AND DEVICE FOR CONTROLLING A NETWORK FOR HVAC AND OTHER APPLICATIONS |
US20110134792A1 (en) | 2004-11-19 | 2011-06-09 | Jan Olof Andersson | Method and Apparatus for a Hub in Daisy Chain Configuration |
CN100388349C (en) * | 2005-03-31 | 2008-05-14 | 奇景光电股份有限公司 | Power saving method for liquid crystal display |
JP2007248553A (en) * | 2006-03-14 | 2007-09-27 | Hitachi Displays Ltd | Information terminal with image display device |
US8421722B2 (en) * | 2006-12-04 | 2013-04-16 | Himax Technologies Limited | Method of transmitting data from timing controller to source driving device in LCD |
US7956856B2 (en) * | 2007-02-15 | 2011-06-07 | Parade Technologies, Ltd. | Method and apparatus of generating or reconstructing display streams in video interface systems |
KR100850211B1 (en) * | 2007-02-26 | 2008-08-04 | 삼성전자주식회사 | Liquid crystal display device having timing controller and source driver |
US20090094658A1 (en) * | 2007-10-09 | 2009-04-09 | Genesis Microchip Inc. | Methods and systems for driving multiple displays |
US20090219932A1 (en) * | 2008-02-04 | 2009-09-03 | Stmicroelectronics, Inc. | Multi-stream data transport and methods of use |
US20090262667A1 (en) * | 2008-04-21 | 2009-10-22 | Stmicroelectronics, Inc. | System and method for enabling topology mapping and communication between devices in a network |
WO2009147839A1 (en) * | 2008-06-03 | 2009-12-10 | キヤノン株式会社 | Communication device and conversion adapter |
US20100183004A1 (en) * | 2009-01-16 | 2010-07-22 | Stmicroelectronics, Inc. | System and method for dual mode communication between devices in a network |
US8429440B2 (en) * | 2009-05-13 | 2013-04-23 | Stmicroelectronics, Inc. | Flat panel display driver method and system |
US8156238B2 (en) | 2009-05-13 | 2012-04-10 | Stmicroelectronics, Inc. | Wireless multimedia transport method and apparatus |
US8760461B2 (en) | 2009-05-13 | 2014-06-24 | Stmicroelectronics, Inc. | Device, system, and method for wide gamut color space support |
US8860888B2 (en) * | 2009-05-13 | 2014-10-14 | Stmicroelectronics, Inc. | Method and apparatus for power saving during video blanking periods |
US8370554B2 (en) * | 2009-05-18 | 2013-02-05 | Stmicroelectronics, Inc. | Operation of video source and sink with hot plug detection not asserted |
US8582452B2 (en) | 2009-05-18 | 2013-11-12 | Stmicroelectronics, Inc. | Data link configuration by a receiver in the absence of link training data |
US8291207B2 (en) * | 2009-05-18 | 2012-10-16 | Stmicroelectronics, Inc. | Frequency and symbol locking using signal generated clock frequency and symbol identification |
US8468285B2 (en) * | 2009-05-18 | 2013-06-18 | Stmicroelectronics, Inc. | Operation of video source and sink with toggled hot plug detection |
US8671234B2 (en) | 2010-05-27 | 2014-03-11 | Stmicroelectronics, Inc. | Level shifting cable adaptor and chip system for use with dual-mode multi-media device |
US9053673B2 (en) | 2011-03-23 | 2015-06-09 | Parade Technologies, Ltd. | Scalable intra-panel interface |
US9106770B2 (en) * | 2011-06-21 | 2015-08-11 | Parade Technologies, Ltd. | Column drivers with embedded high-speed video interface timing controller |
TW201349869A (en) * | 2012-05-31 | 2013-12-01 | Novatek Microelectronics Corp | Data transmitting system and method |
US8988416B2 (en) | 2012-12-14 | 2015-03-24 | Parade Technologies, Ltd. | Power reduction technique for digital display panel with point to point intra panel interface |
TW201430809A (en) * | 2013-01-11 | 2014-08-01 | Sony Corp | Display panel, pixel chip, and electronic apparatus |
JP6187039B2 (en) * | 2013-08-29 | 2017-08-30 | ソニー株式会社 | Display panel, driving method thereof, and electronic apparatus |
JP6070524B2 (en) * | 2013-12-04 | 2017-02-01 | ソニー株式会社 | Display panel, driving method, and electronic device |
Citations (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4479142A (en) * | 1982-05-17 | 1984-10-23 | M/A-Com Dcc, Inc. | Interface apparatus and method for asynchronous encoding of digital television |
US4868557A (en) * | 1986-06-04 | 1989-09-19 | Apple Computer, Inc. | Video display apparatus |
US5007050A (en) * | 1987-03-27 | 1991-04-09 | Teletec Corporation | Bidirectional digital serial interface for communication digital signals including digitized audio between microprocessor-based control and transceiver units of two-way radio communications equipment |
US5245612A (en) * | 1991-01-21 | 1993-09-14 | Nec Corporation | Spread packet communication system |
US5258983A (en) * | 1990-12-19 | 1993-11-02 | Ouest Standard Telematique S.A. | System of transmission by packets with data compression, corresponding method and apparatus |
US5369775A (en) * | 1988-12-20 | 1994-11-29 | Mitsubishi Denki Kabushiki Kaisha | Data-flow processing system having an input packet limiting section for preventing packet input based upon a threshold value indicative of an optimum pipeline processing capacity |
US5425101A (en) * | 1993-12-03 | 1995-06-13 | Scientific-Atlanta, Inc. | System and method for simultaneously authorizing multiple virtual channels |
US5515296A (en) * | 1993-11-24 | 1996-05-07 | Intel Corporation | Scan path for encoding and decoding two-dimensional signals |
US5670973A (en) * | 1993-04-05 | 1997-09-23 | Cirrus Logic, Inc. | Method and apparatus for compensating crosstalk in liquid crystal displays |
US5801776A (en) * | 1993-03-25 | 1998-09-01 | Seiko Epson Corporation | Image processing system |
US5835730A (en) * | 1996-07-31 | 1998-11-10 | General Instrument Corporation Of Delaware | MPEG packet header compression for television modems |
US5835498A (en) * | 1995-10-05 | 1998-11-10 | Silicon Image, Inc. | System and method for sending multiple data signals over a serial link |
US5887039A (en) * | 1993-12-16 | 1999-03-23 | Nec Corporation | Data transmission system using specific pattern for synchronization |
US5940070A (en) * | 1995-05-12 | 1999-08-17 | Samsung Electronics Co., Ltd. | Device and method for transmitting an audio signal using a video signal line in a computer system |
US5986714A (en) * | 1997-06-10 | 1999-11-16 | International Business Machines Corporation | Method, apparatus and computer program product for selectively reducing bandwidth of real-time video data |
US6005613A (en) * | 1996-09-12 | 1999-12-21 | Eastman Kodak Company | Multi-mode digital camera with computer interface using data packets combining image and mode data |
US6005861A (en) * | 1995-11-22 | 1999-12-21 | Samsung Electronics Co., Ltd. | Home multimedia network architecture |
US6026179A (en) * | 1993-10-28 | 2000-02-15 | Pandora International Ltd. | Digital video processing |
US6049316A (en) * | 1997-06-12 | 2000-04-11 | Neomagic Corp. | PC with multiple video-display refresh-rate configurations using active and default registers |
US6049769A (en) * | 1993-04-16 | 2000-04-11 | Media 100 Inc. | Synchronizing digital audio to digital video |
US6172988B1 (en) * | 1996-01-31 | 2001-01-09 | Tiernan Communications, Inc. | Method for universal messaging and multiplexing of video, audio, and data streams |
US6177922B1 (en) * | 1997-04-15 | 2001-01-23 | Genesis Microship, Inc. | Multi-scan video timing generator for format conversion |
US6219736B1 (en) * | 1997-04-24 | 2001-04-17 | Edwin E. Klingman | Universal serial bus (USB) RAM architecture for use with microcomputers via an interface optimized for integrated services device network (ISDN) |
US20010014936A1 (en) * | 2000-02-15 | 2001-08-16 | Akira Jinzaki | Data processing device, system, and method using a table |
US20010019560A1 (en) * | 2000-01-05 | 2001-09-06 | Shigeyuki Yamashita | Method of and apparatus for transmitting digital data |
US20010052011A1 (en) * | 2000-01-19 | 2001-12-13 | Nec Corporation | Network traffic monitoring system and monitoring method |
US20020054420A1 (en) * | 2000-09-09 | 2002-05-09 | Fergusson Richard John | Optical amplitude modulator |
US20020061024A1 (en) * | 2000-05-22 | 2002-05-23 | Sarnoff Corporation | Method and apparatus for providing a broadband, wireless, communications network |
US20020071055A1 (en) * | 2000-11-30 | 2002-06-13 | Junichi Ooshima | Display apparatus and method |
US20020075250A1 (en) * | 2000-10-10 | 2002-06-20 | Kazuyuki Shigeta | Image display apparatus and method, information processing apparatus using the image display apparatus, and storage medium |
US20020080468A1 (en) * | 2000-09-09 | 2002-06-27 | Tom Crummey | Optical amplitude demodulator |
US6437768B1 (en) * | 1997-04-23 | 2002-08-20 | Sharp Kabushiki Kaisha | Data signal line driving circuit and image display apparatus |
US6441857B1 (en) * | 1999-01-28 | 2002-08-27 | Conexant Systems, Inc. | Method and apparatus for horizontally scaling computer video data for display on a television |
US20030056051A1 (en) * | 2001-09-20 | 2003-03-20 | International Business Machines Corporation | System and method for connecting a universal serial bus device to a host computer system |
US6543053B1 (en) * | 1996-11-27 | 2003-04-01 | University Of Hong Kong | Interactive video-on-demand system |
US6542967B1 (en) * | 1999-04-12 | 2003-04-01 | Novell, Inc. | Cache object store |
US6545688B1 (en) * | 2000-06-12 | 2003-04-08 | Genesis Microchip (Delaware) Inc. | Scanning an image within a narrow horizontal line frequency range irrespective of the frequency at which the image is received |
US20030067558A1 (en) * | 1999-02-03 | 2003-04-10 | Sony Corporation | Supplemental data path for supporting on-screen displays from external sources in a monitor/TV receiver using a secondary analog signal path |
US6585431B1 (en) * | 1998-05-26 | 2003-07-01 | Matsushita Electric Industrial Co., Ltd. | Noncontact information transmitter |
US6598161B1 (en) * | 1999-08-09 | 2003-07-22 | International Business Machines Corporation | Methods, systems and computer program products for multi-level encryption |
US20030138102A1 (en) * | 1998-11-13 | 2003-07-24 | Leslie Kohn | Method of protecting high definition video signal |
US6600469B1 (en) * | 2000-01-07 | 2003-07-29 | Fujitsu Display Technologies Corporation | Liquid crystal display with pre-writing and method for driving the same |
US20030177423A1 (en) * | 2002-03-14 | 2003-09-18 | Matsushita Elec. Ind. Co. Ltd. | Tranmission device, reception device, test circuit, and test method |
US20030174795A1 (en) * | 2000-08-25 | 2003-09-18 | Michael Bruhnke | Clock generator, particularly for USB devices |
US20030220026A1 (en) * | 2002-04-15 | 2003-11-27 | Fuji Electric Co., Ltd. | Switching power supply unit |
US6693895B1 (en) * | 1998-07-14 | 2004-02-17 | International Business Machines Corporation | Multiple synchronous data stream format for an optical data link |
US6704310B1 (en) * | 1999-06-30 | 2004-03-09 | Logitech Europe, S.A. | Header encoding method and apparatus for packet-based bus |
US20040059852A1 (en) * | 2002-09-24 | 2004-03-25 | Weiyun Sun | System and method of mastering a serial bus |
US20040068744A1 (en) * | 2000-11-14 | 2004-04-08 | Claussen Paul J. | Proximity detection using wireless connectivity in a communications system |
US20040068482A1 (en) * | 2000-11-29 | 2004-04-08 | Hideki Yoshida | Data processor |
US20040080523A1 (en) * | 2002-10-24 | 2004-04-29 | Myers Robert L. | System and method for transferring data through a video interface |
US20040081151A1 (en) * | 2002-10-28 | 2004-04-29 | Marc Greis | Method and system for early header compression |
US20040100583A1 (en) * | 1996-02-22 | 2004-05-27 | Seiko Epson Corporation | Method and apparatus for adjusting dot clock signal |
US20040150928A1 (en) * | 2003-02-03 | 2004-08-05 | Goodfellow John Ryan | Digitally controlled voltage regulator |
US6778168B2 (en) * | 2000-02-14 | 2004-08-17 | International Business Machines Corporation | Method for displaying image, image display system, host system, image display apparatus, and interface for display |
US20040179593A1 (en) * | 1997-09-29 | 2004-09-16 | Goldstein Judith A. | Image data compression |
US6801711B1 (en) * | 1998-11-08 | 2004-10-05 | Lg Electronics Inc. | Method and apparatus for creating and recording management information for digital data streams |
US20040199565A1 (en) * | 2003-02-21 | 2004-10-07 | Visharam Mohammed Zubair | Method and apparatus for supporting advanced coding formats in media files |
US20040198386A1 (en) * | 2002-01-16 | 2004-10-07 | Dupray Dennis J. | Applications for a wireless location gateway |
US20040203383A1 (en) * | 2002-12-31 | 2004-10-14 | Kelton James Robert | System for providing data to multiple devices and method thereof |
US20040207625A1 (en) * | 2003-04-18 | 2004-10-21 | Medispectra, Inc. | Methods and apparatus for displaying diagnostic data |
US20040221180A1 (en) * | 2001-03-29 | 2004-11-04 | Katsuya Enami | Electronic device with plural interface ports |
US6862606B1 (en) * | 2001-05-11 | 2005-03-01 | Novell, Inc. | System and method for partitioning address space in a proxy cache server cluster |
US6874118B1 (en) * | 2001-09-17 | 2005-03-29 | Maxtor Corporation | Efficient storage and error recovery of moving pictures experts group (MPEG) video streams in audio/video (AV) systems |
US6873625B1 (en) * | 1999-05-21 | 2005-03-29 | Thin Multimedia, Inc. | Intermediate data based video/audio streaming method |
US6903716B2 (en) * | 2002-03-07 | 2005-06-07 | Hitachi, Ltd. | Display device having improved drive circuit and method of driving same |
US6907067B1 (en) * | 1998-09-07 | 2005-06-14 | Robert Bosch Gmbh | Method and terminal equipment for integrating audiovisual coded information into a frame structured transmission standard |
US20050157714A1 (en) * | 2002-02-22 | 2005-07-21 | Nds Limited | Scrambled packet stream processing |
US20050204077A1 (en) * | 2001-06-05 | 2005-09-15 | Kou Wallace C. | Method and apparatus for CD with independent audio functionality |
US20050216731A1 (en) * | 1999-03-31 | 2005-09-29 | Kabushiki Kaisha Toshiba | Content distribution apparatus, content receiving apparatus, and content distribution method |
US20050225547A1 (en) * | 2004-04-09 | 2005-10-13 | Samsung Electronics Co., Ltd. | Display system and control method thereof |
US20050249212A1 (en) * | 2002-04-26 | 2005-11-10 | Brian Schoner | NCO based timebase recovery system and method for A/V decoder |
US20060015299A1 (en) * | 2004-06-14 | 2006-01-19 | Mcdermott Scott A | Network architecture and protocol for spacecraft systems |
US20060036788A1 (en) * | 2002-09-24 | 2006-02-16 | Monster Cable Products, Inc. | HDMI cable interface |
US7006506B1 (en) * | 2000-09-18 | 2006-02-28 | Lucent Technologies Inc. | Automatic detection and configuration of OSPF virtual links |
US20060059092A1 (en) * | 2004-09-16 | 2006-03-16 | Burshan Chen Y | Method and apparatus for user domain based white lists |
US7046631B1 (en) * | 1999-01-22 | 2006-05-16 | Alcatel Canada Inc. | Method and apparatus for provisioning traffic dedicated cores in a connection oriented network |
US20060117371A1 (en) * | 2001-03-15 | 2006-06-01 | Digital Display Innovations, Llc | Method for effectively implementing a multi-room television system |
US20060133386A1 (en) * | 2001-02-06 | 2006-06-22 | Mccormack John | Multiprotocol convergence switch (MPCS) and method for use thereof |
US7099277B2 (en) * | 2002-02-20 | 2006-08-29 | Mitsubishi Electric Research Laboratories, Inc. | Dynamic optimal path selection in multiple communications networks |
US20060209890A1 (en) * | 2005-03-15 | 2006-09-21 | Radiospire Networks, Inc. | System, method and apparatus for placing training information within a digital media frame for wireless transmission |
US7136415B2 (en) * | 2002-08-07 | 2006-11-14 | Electronics And Telecommunications Research Institute | Method and apparatus for multiplexing multi-view three-dimensional moving picture |
US20060271979A1 (en) * | 1999-05-26 | 2006-11-30 | Enounce Incorporated | Method and apparatus for controlling time-scale modification during multi-media broadcasts |
US20070019684A1 (en) * | 2001-11-20 | 2007-01-25 | Klaus Zimmermann | System and method for effectively performing an audio/video synchronization procedure |
US20070049086A1 (en) * | 2005-08-30 | 2007-03-01 | Denso Corporation | Flexible wiring system for electronic apparatus |
US7194554B1 (en) * | 1998-12-08 | 2007-03-20 | Nomadix, Inc. | Systems and methods for providing dynamic network authorization authentication and accounting |
US20070097885A1 (en) * | 2001-01-22 | 2007-05-03 | Traversat Bernard A | Peer-to-Peer Communication Pipes |
US7248590B1 (en) * | 2003-02-18 | 2007-07-24 | Cisco Technology, Inc. | Methods and apparatus for transmitting video streams on a packet network |
US7256790B2 (en) * | 1998-11-09 | 2007-08-14 | Broadcom Corporation | Video and graphics system with MPEG specific data transfer commands |
US7295578B1 (en) * | 2001-09-12 | 2007-11-13 | Lyle James D | Method and apparatus for synchronizing auxiliary data and video data transmitted over a TMDS-like link |
US20080022023A1 (en) * | 2004-02-18 | 2008-01-24 | Silicon Image, Inc. | Cable with Circuitry for Asserting Stored Cable Data or Other Information to an External Device or User |
US20080062201A1 (en) * | 2003-06-24 | 2008-03-13 | Sandeep Bhatia | System, method, and apparatus for displaying streams with dynamically changing formats |
US7348957B2 (en) * | 2003-02-14 | 2008-03-25 | Intel Corporation | Real-time dynamic design of liquid crystal display (LCD) panel power management through brightness control |
US20080091439A1 (en) * | 2001-05-04 | 2008-04-17 | Agere Systems Inc. | Hybrid multi-channel/cue coding/decoding of audio signals |
US20080126824A1 (en) * | 2000-11-22 | 2008-05-29 | Silicon Image, Inc. | Communications architecture for memory-based devices |
US20080175277A1 (en) * | 2002-08-12 | 2008-07-24 | Broadcom Corporation | Symmetrical Clock Distribution in Multi-Stage High Speed Data Conversion Circuits |
US7453479B2 (en) * | 2000-08-17 | 2008-11-18 | Innotive Corporation | Image data displaying system and method |
US20080284761A1 (en) * | 2002-06-18 | 2008-11-20 | Werner Knee | Interface and method for image data transmission |
US7525975B2 (en) * | 2003-03-07 | 2009-04-28 | Rami Caspi | System and method for integrated audio stream manager |
Family Cites Families (101)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4796203A (en) * | 1986-08-26 | 1989-01-03 | Kabushiki Kaisha Toshiba | High resolution monitor interface and related interfacing method |
DE68924737T2 (en) | 1988-08-09 | 1996-05-02 | Seiko Epson Corp | Display signal generator. |
JPH02226416A (en) | 1989-02-28 | 1990-09-10 | Toshiba Corp | Color liquid crystal display controller |
KR910006834A (en) * | 1989-09-29 | 1991-04-30 | 아오이 죠이치 | Display control device which can change the brightness by the condition of power circuit |
US5926155A (en) * | 1993-02-02 | 1999-07-20 | Hitachi, Ltd. | Digital video display system |
US5577203A (en) * | 1993-07-29 | 1996-11-19 | Cirrus Logic, Inc. | Video processing methods |
US5739803A (en) * | 1994-01-24 | 1998-04-14 | Arithmos, Inc. | Electronic system for driving liquid crystal displays |
EP0665527B1 (en) * | 1994-01-28 | 1999-05-06 | Sun Microsystems, Inc. | Flat panel display interface for a high resolution computer graphics system |
FI97928C (en) | 1994-03-21 | 1997-03-10 | Nokia Technology Gmbh | Method of encrypting a television transmission transmitted in digital form |
FI95756C (en) | 1994-03-21 | 1996-03-11 | Nokia Technology Gmbh | A method for encrypting and decrypting a bitstream containing digital information |
US5615376A (en) * | 1994-08-03 | 1997-03-25 | Neomagic Corp. | Clock management for power reduction in a video display sub-system |
US5541919A (en) | 1994-12-19 | 1996-07-30 | Motorola, Inc. | Multimedia multiplexing device and method using dynamic packet segmentation |
US5953350A (en) * | 1995-03-13 | 1999-09-14 | Selsius Systems, Inc. | Multimedia client for multimedia/hybrid network |
US5745837A (en) * | 1995-08-25 | 1998-04-28 | Terayon Corporation | Apparatus and method for digital data transmission over a CATV system using an ATM transport protocol and SCDMA |
US5805173A (en) * | 1995-10-02 | 1998-09-08 | Brooktree Corporation | System and method for capturing and transferring selected portions of a video stream in a computer system |
GB2309872A (en) | 1996-02-05 | 1997-08-06 | Ibm | Digital display apparatus |
US5940137A (en) * | 1996-03-01 | 1999-08-17 | Trw Inc. | Symbol timing generation and recovery for data transmission in an analog video signal |
US5790083A (en) * | 1996-04-10 | 1998-08-04 | Neomagic Corp. | Programmable burst of line-clock pulses during vertical retrace to reduce flicker and charge build-up on passive LCD display panels during simultaneous LCD and CRT display |
US6154225A (en) * | 1996-10-11 | 2000-11-28 | Silicon Motion, Inc. | Virtual refresh™ architecture for a video-graphics controller |
US5909465A (en) * | 1996-12-05 | 1999-06-01 | Ericsson Inc. | Method and apparatus for bidirectional demodulation of digitally modulated signals |
JP3434653B2 (en) * | 1996-12-05 | 2003-08-11 | 富士通株式会社 | Method and apparatus for storing and transmitting multimedia data |
US6038000A (en) * | 1997-05-28 | 2000-03-14 | Sarnoff Corporation | Information stream syntax for indicating the presence of a splice point |
US6542610B2 (en) * | 1997-01-30 | 2003-04-01 | Intel Corporation | Content protection for digital transmission systems |
DE69832691D1 (en) * | 1997-02-17 | 2006-01-12 | Comm & Control Electronics Ltd | LOCAL COMMUNICATION SYSTEM |
US5949437A (en) * | 1997-02-19 | 1999-09-07 | Appian Graphics Corp. | Dual video output board with a shared memory interface |
US6151632A (en) * | 1997-03-14 | 2000-11-21 | Microsoft Corporation | Method and apparatus for distributed transmission of real-time multimedia information |
US5918002A (en) * | 1997-03-14 | 1999-06-29 | Microsoft Corporation | Selective retransmission for efficient and reliable streaming of multimedia packets in a computer network |
US6020901A (en) * | 1997-06-30 | 2000-02-01 | Sun Microsystems, Inc. | Fast frame buffer system architecture for video display system |
US5852630A (en) * | 1997-07-17 | 1998-12-22 | Globespan Semiconductor, Inc. | Method and apparatus for a RADSL transceiver warm start activation procedure with precoding |
GB2329741A (en) | 1997-09-29 | 1999-03-31 | Holtek Microelectronics Inc | Liquid crystal display driver |
US6353594B1 (en) * | 1998-03-04 | 2002-03-05 | Alcatel Canada Inc. | Semi-permanent virtual paths for carrying virtual channels |
US6249319B1 (en) * | 1998-03-30 | 2001-06-19 | International Business Machines Corporation | Method and apparatus for finding a correct synchronization point within a data stream |
US6356260B1 (en) * | 1998-04-10 | 2002-03-12 | National Semiconductor Corporation | Method for reducing power and electromagnetic interference in conveying video data |
AU4422799A (en) * | 1998-06-04 | 1999-12-20 | Silicon Image, Inc. | Display module driving system and digital to analog converter for driving display |
US6593937B2 (en) * | 1998-06-18 | 2003-07-15 | Sony Corporation | Method of and apparatus for handling high bandwidth on-screen-display graphics data over a distributed IEEE 1394 network utilizing an isochronous data transmission format |
US6326961B1 (en) * | 1998-09-30 | 2001-12-04 | Ctx Opto-Electronics Corp. | Automatic detection method for tuning the frequency and phase of display and apparatus using the method |
US6697376B1 (en) * | 1998-11-20 | 2004-02-24 | Diva Systems Corporation | Logical node identification in an information transmission network |
JP3768712B2 (en) * | 1999-02-09 | 2006-04-19 | キヤノン株式会社 | Stirring means, developing device, and process cartridge |
US6223089B1 (en) * | 1999-03-15 | 2001-04-24 | Raylar Design, Inc. | Method and apparatus for controlling computers remotely |
US6446130B1 (en) * | 1999-03-16 | 2002-09-03 | Interactive Digital Systems | Multimedia delivery system |
US6765931B1 (en) * | 1999-04-13 | 2004-07-20 | Broadcom Corporation | Gateway with voice |
EP1069721B1 (en) | 1999-07-12 | 2004-01-02 | International Business Machines Corporation | Apparatus and method for setting a data rate in a wireless communication system |
US6477252B1 (en) * | 1999-08-29 | 2002-11-05 | Intel Corporation | Digital video content transmission ciphering and deciphering method and apparatus |
US6614800B1 (en) * | 1999-09-02 | 2003-09-02 | International Business Machines Corporation | Method and system for virtual private network administration channels |
US6608828B1 (en) * | 1999-09-15 | 2003-08-19 | Ericsson Inc. | Methods and systems for decoding headers that are repeatedly transmitted and received along with data on a radio channel |
US6633288B2 (en) * | 1999-09-15 | 2003-10-14 | Sage, Inc. | Pixel clock PLL frequency and phase optimization in sampling of video signals for high quality image display |
US6779037B1 (en) | 1999-09-28 | 2004-08-17 | Levan Roberto Djaparidze | Method of obtaining optimum use of a shared transmission medium for multimedia traffic |
JP3950926B2 (en) * | 1999-11-30 | 2007-08-01 | エーユー オプトロニクス コーポレイション | Image display method, host device, image display device, and display interface |
JP3508837B2 (en) * | 1999-12-10 | 2004-03-22 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Liquid crystal display device, liquid crystal controller, and video signal transmission method |
JP4639420B2 (en) * | 2000-03-08 | 2011-02-23 | ソニー株式会社 | Signal transmission apparatus and signal transmission method |
KR100694034B1 (en) | 2000-05-13 | 2007-03-12 | 삼성전자주식회사 | Apparatus for automatic detecting data rate |
JP2002049363A (en) * | 2000-05-24 | 2002-02-15 | Sharp Corp | Picture display system |
JP3516206B2 (en) | 2000-08-21 | 2004-04-05 | ソニー株式会社 | Data stream processing apparatus and method, and program storage medium |
US20020075902A1 (en) * | 2000-09-22 | 2002-06-20 | Abbas Syed Aun | Optimum overhead framing techniques for ADSL DMT modems |
EP1338128B1 (en) * | 2000-10-11 | 2006-06-07 | Broadcom Corporation | Efficiently transmitting RTP packets in a network |
KR100349205B1 (en) * | 2000-11-17 | 2002-08-21 | 삼성전자 주식회사 | An apparatus for detecting a DVI connector in a digital video signal display system |
US6820614B2 (en) * | 2000-12-02 | 2004-11-23 | The Bonutti 2003 Trust -A | Tracheal intubination |
CA2327898A1 (en) * | 2000-12-08 | 2002-06-08 | Alcatel Canada Inc. | System and method for establishing a communication path associated with an mpls implementation on an atm platform |
KR100467643B1 (en) * | 2000-12-28 | 2005-01-24 | 엘지전자 주식회사 | Method for multimedia data transmission in wireless LAN |
US20020163598A1 (en) * | 2001-01-24 | 2002-11-07 | Christopher Pasqualino | Digital visual interface supporting transport of audio and auxiliary data |
US7161998B2 (en) * | 2001-01-24 | 2007-01-09 | Broadcom Corporation | Digital phase locked loop for regenerating the clock of an embedded signal |
US6934389B2 (en) * | 2001-03-02 | 2005-08-23 | Ati International Srl | Method and apparatus for providing bus-encrypted copy protection key to an unsecured bus |
TW518844B (en) * | 2001-03-21 | 2003-01-21 | Ind Tech Res Inst | Transmission method of multimedia data packet in network system |
US20020149617A1 (en) * | 2001-03-30 | 2002-10-17 | Becker David F. | Remote collaboration technology design and methodology |
US7194009B2 (en) * | 2001-04-14 | 2007-03-20 | John Wai Tsang Eng | Full-service broadband cable modem system |
US6970481B2 (en) | 2001-04-17 | 2005-11-29 | Microsoft Corporation | Methods and systems for distributing multimedia data over heterogeneous networks |
JP3744819B2 (en) * | 2001-05-24 | 2006-02-15 | セイコーエプソン株式会社 | Signal driving circuit, display device, electro-optical device, and signal driving method |
US7257163B2 (en) * | 2001-09-12 | 2007-08-14 | Silicon Image, Inc. | Method and system for reducing inter-symbol interference effects in transmission over a serial link with mapping of each word in a cluster of received words to a single transmitted word |
JP4011320B2 (en) * | 2001-10-01 | 2007-11-21 | 株式会社半導体エネルギー研究所 | Display device and electronic apparatus using the same |
US20030076282A1 (en) * | 2001-10-19 | 2003-04-24 | Semiconductor Energy Laboratory Co., Ltd. | Display device and method for driving the same |
US7589737B2 (en) * | 2001-10-31 | 2009-09-15 | Hewlett-Packard Development Company, L.P. | System and method for communicating graphics image data over a communication network |
GB2383240B (en) * | 2001-12-17 | 2005-02-16 | Micron Technology Inc | DVi link with parallel test data |
US7106757B2 (en) * | 2001-12-19 | 2006-09-12 | Intel Corporation | System and method for streaming multimedia over packet networks |
JP3778079B2 (en) * | 2001-12-20 | 2006-05-24 | 株式会社日立製作所 | Display device |
US7088398B1 (en) * | 2001-12-24 | 2006-08-08 | Silicon Image, Inc. | Method and apparatus for regenerating a clock for auxiliary data transmitted over a serial link with video data |
US7308059B2 (en) * | 2002-02-06 | 2007-12-11 | Broadcom Corporation | Synchronization of data links in a multiple link receiver |
US7120203B2 (en) * | 2002-02-12 | 2006-10-10 | Broadcom Corporation | Dual link DVI transmitter serviced by single Phase Locked Loop |
JP2003241724A (en) * | 2002-02-15 | 2003-08-29 | Rohm Co Ltd | Display monitor device |
US7161557B2 (en) * | 2002-04-08 | 2007-01-09 | Clearcube Technology, Inc. | Selectively updating a display in a multi-display system |
US7283566B2 (en) * | 2002-06-14 | 2007-10-16 | Silicon Image, Inc. | Method and circuit for generating time stamp data from an embedded-clock audio data stream and a video clock |
US7634675B2 (en) * | 2002-09-05 | 2009-12-15 | Gateway, Inc. | Monitor power management |
US7075987B2 (en) * | 2002-09-23 | 2006-07-11 | Intel Corporation | Adaptive video bit-rate control |
US7802049B2 (en) * | 2002-10-30 | 2010-09-21 | Intel Corporation | Links having flexible lane allocation |
US7203853B2 (en) * | 2002-11-22 | 2007-04-10 | Intel Corporation | Apparatus and method for low latency power management on a serial data link |
US7555017B2 (en) | 2002-12-17 | 2009-06-30 | Tls Corporation | Low latency digital audio over packet switched networks |
US7197680B2 (en) * | 2003-04-17 | 2007-03-27 | Arm Limited | Communication interface for diagnostic circuits of an integrated circuit |
US20040221312A1 (en) * | 2003-05-01 | 2004-11-04 | Genesis Microchip Inc. | Techniques for reducing multimedia data packet overhead |
US7733915B2 (en) * | 2003-05-01 | 2010-06-08 | Genesis Microchip Inc. | Minimizing buffer requirements in a digital video system |
US20040218599A1 (en) * | 2003-05-01 | 2004-11-04 | Genesis Microchip Inc. | Packet based video display interface and methods of use thereof |
US7424558B2 (en) * | 2003-05-01 | 2008-09-09 | Genesis Microchip Inc. | Method of adaptively connecting a video source and a video display |
US20040218624A1 (en) * | 2003-05-01 | 2004-11-04 | Genesis Microchip Inc. | Packet based closed loop video display interface with periodic status checks |
US6992987B2 (en) * | 2003-05-01 | 2006-01-31 | Genesis Microchip Inc. | Enumeration method for the link clock rate and the pixel/audio clock rate |
US7620062B2 (en) * | 2003-05-01 | 2009-11-17 | Genesis Microchips Inc. | Method of real time optimizing multimedia packet transmission rate |
US20040221315A1 (en) * | 2003-05-01 | 2004-11-04 | Genesis Microchip Inc. | Video interface arranged to provide pixel data independent of a link character clock |
US7405719B2 (en) | 2003-05-01 | 2008-07-29 | Genesis Microchip Inc. | Using packet transfer for driving LCD panel driver electronics |
US7088741B2 (en) * | 2003-05-01 | 2006-08-08 | Genesis Microchip Inc. | Using an auxilary channel for video monitor training |
US7068686B2 (en) * | 2003-05-01 | 2006-06-27 | Genesis Microchip Inc. | Method and apparatus for efficient transmission of multimedia data packets |
US7296204B2 (en) * | 2003-05-30 | 2007-11-13 | Wegener Communications, Inc. | Error correction apparatus and method |
US7800623B2 (en) * | 2003-09-18 | 2010-09-21 | Genesis Microchip Inc. | Bypassing pixel clock generation and CRTC circuits in a graphics controller chip |
US7487273B2 (en) * | 2003-09-18 | 2009-02-03 | Genesis Microchip Inc. | Data packet based stream transport scheduler wherein transport data link does not include a clock line |
US7634090B2 (en) | 2003-09-26 | 2009-12-15 | Genesis Microchip Inc. | Packet based high definition high-bandwidth digital content protection |
-
2004
- 2004-07-29 US US10/909,103 patent/US7405719B2/en active Active
- 2004-09-16 EP EP04255610A patent/EP1517292A3/en not_active Withdrawn
- 2004-09-17 KR KR1020040074368A patent/KR20050028816A/en not_active Application Discontinuation
- 2004-09-17 CN CNB2004100921188A patent/CN100430988C/en active Active
- 2004-09-17 SG SG200405129A patent/SG110148A1/en unknown
- 2004-09-17 TW TW093128278A patent/TWI350989B/en not_active IP Right Cessation
- 2004-09-17 JP JP2004271114A patent/JP2005165273A/en not_active Withdrawn
-
2008
- 2008-06-16 US US12/140,021 patent/US20080246711A1/en not_active Abandoned
Patent Citations (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4479142A (en) * | 1982-05-17 | 1984-10-23 | M/A-Com Dcc, Inc. | Interface apparatus and method for asynchronous encoding of digital television |
US4868557A (en) * | 1986-06-04 | 1989-09-19 | Apple Computer, Inc. | Video display apparatus |
US5007050A (en) * | 1987-03-27 | 1991-04-09 | Teletec Corporation | Bidirectional digital serial interface for communication digital signals including digitized audio between microprocessor-based control and transceiver units of two-way radio communications equipment |
US5369775A (en) * | 1988-12-20 | 1994-11-29 | Mitsubishi Denki Kabushiki Kaisha | Data-flow processing system having an input packet limiting section for preventing packet input based upon a threshold value indicative of an optimum pipeline processing capacity |
US5258983A (en) * | 1990-12-19 | 1993-11-02 | Ouest Standard Telematique S.A. | System of transmission by packets with data compression, corresponding method and apparatus |
US5245612A (en) * | 1991-01-21 | 1993-09-14 | Nec Corporation | Spread packet communication system |
US5801776A (en) * | 1993-03-25 | 1998-09-01 | Seiko Epson Corporation | Image processing system |
US5670973A (en) * | 1993-04-05 | 1997-09-23 | Cirrus Logic, Inc. | Method and apparatus for compensating crosstalk in liquid crystal displays |
US6049769A (en) * | 1993-04-16 | 2000-04-11 | Media 100 Inc. | Synchronizing digital audio to digital video |
US6026179A (en) * | 1993-10-28 | 2000-02-15 | Pandora International Ltd. | Digital video processing |
US5515296A (en) * | 1993-11-24 | 1996-05-07 | Intel Corporation | Scan path for encoding and decoding two-dimensional signals |
US5425101A (en) * | 1993-12-03 | 1995-06-13 | Scientific-Atlanta, Inc. | System and method for simultaneously authorizing multiple virtual channels |
US5887039A (en) * | 1993-12-16 | 1999-03-23 | Nec Corporation | Data transmission system using specific pattern for synchronization |
US5940070A (en) * | 1995-05-12 | 1999-08-17 | Samsung Electronics Co., Ltd. | Device and method for transmitting an audio signal using a video signal line in a computer system |
US5835498A (en) * | 1995-10-05 | 1998-11-10 | Silicon Image, Inc. | System and method for sending multiple data signals over a serial link |
US6005861A (en) * | 1995-11-22 | 1999-12-21 | Samsung Electronics Co., Ltd. | Home multimedia network architecture |
US6172988B1 (en) * | 1996-01-31 | 2001-01-09 | Tiernan Communications, Inc. | Method for universal messaging and multiplexing of video, audio, and data streams |
US20040100583A1 (en) * | 1996-02-22 | 2004-05-27 | Seiko Epson Corporation | Method and apparatus for adjusting dot clock signal |
US5835730A (en) * | 1996-07-31 | 1998-11-10 | General Instrument Corporation Of Delaware | MPEG packet header compression for television modems |
US6005613A (en) * | 1996-09-12 | 1999-12-21 | Eastman Kodak Company | Multi-mode digital camera with computer interface using data packets combining image and mode data |
US6543053B1 (en) * | 1996-11-27 | 2003-04-01 | University Of Hong Kong | Interactive video-on-demand system |
US6177922B1 (en) * | 1997-04-15 | 2001-01-23 | Genesis Microship, Inc. | Multi-scan video timing generator for format conversion |
US6437768B1 (en) * | 1997-04-23 | 2002-08-20 | Sharp Kabushiki Kaisha | Data signal line driving circuit and image display apparatus |
US6219736B1 (en) * | 1997-04-24 | 2001-04-17 | Edwin E. Klingman | Universal serial bus (USB) RAM architecture for use with microcomputers via an interface optimized for integrated services device network (ISDN) |
US5986714A (en) * | 1997-06-10 | 1999-11-16 | International Business Machines Corporation | Method, apparatus and computer program product for selectively reducing bandwidth of real-time video data |
US6049316A (en) * | 1997-06-12 | 2000-04-11 | Neomagic Corp. | PC with multiple video-display refresh-rate configurations using active and default registers |
US20040179593A1 (en) * | 1997-09-29 | 2004-09-16 | Goldstein Judith A. | Image data compression |
US6585431B1 (en) * | 1998-05-26 | 2003-07-01 | Matsushita Electric Industrial Co., Ltd. | Noncontact information transmitter |
US6693895B1 (en) * | 1998-07-14 | 2004-02-17 | International Business Machines Corporation | Multiple synchronous data stream format for an optical data link |
US6907067B1 (en) * | 1998-09-07 | 2005-06-14 | Robert Bosch Gmbh | Method and terminal equipment for integrating audiovisual coded information into a frame structured transmission standard |
US6801711B1 (en) * | 1998-11-08 | 2004-10-05 | Lg Electronics Inc. | Method and apparatus for creating and recording management information for digital data streams |
US7256790B2 (en) * | 1998-11-09 | 2007-08-14 | Broadcom Corporation | Video and graphics system with MPEG specific data transfer commands |
US20030138102A1 (en) * | 1998-11-13 | 2003-07-24 | Leslie Kohn | Method of protecting high definition video signal |
US7194554B1 (en) * | 1998-12-08 | 2007-03-20 | Nomadix, Inc. | Systems and methods for providing dynamic network authorization authentication and accounting |
US7046631B1 (en) * | 1999-01-22 | 2006-05-16 | Alcatel Canada Inc. | Method and apparatus for provisioning traffic dedicated cores in a connection oriented network |
US6441857B1 (en) * | 1999-01-28 | 2002-08-27 | Conexant Systems, Inc. | Method and apparatus for horizontally scaling computer video data for display on a television |
US20030067558A1 (en) * | 1999-02-03 | 2003-04-10 | Sony Corporation | Supplemental data path for supporting on-screen displays from external sources in a monitor/TV receiver using a secondary analog signal path |
US20050216731A1 (en) * | 1999-03-31 | 2005-09-29 | Kabushiki Kaisha Toshiba | Content distribution apparatus, content receiving apparatus, and content distribution method |
US6542967B1 (en) * | 1999-04-12 | 2003-04-01 | Novell, Inc. | Cache object store |
US6873625B1 (en) * | 1999-05-21 | 2005-03-29 | Thin Multimedia, Inc. | Intermediate data based video/audio streaming method |
US20060271979A1 (en) * | 1999-05-26 | 2006-11-30 | Enounce Incorporated | Method and apparatus for controlling time-scale modification during multi-media broadcasts |
US6704310B1 (en) * | 1999-06-30 | 2004-03-09 | Logitech Europe, S.A. | Header encoding method and apparatus for packet-based bus |
US6598161B1 (en) * | 1999-08-09 | 2003-07-22 | International Business Machines Corporation | Methods, systems and computer program products for multi-level encryption |
US20010019560A1 (en) * | 2000-01-05 | 2001-09-06 | Shigeyuki Yamashita | Method of and apparatus for transmitting digital data |
US6600469B1 (en) * | 2000-01-07 | 2003-07-29 | Fujitsu Display Technologies Corporation | Liquid crystal display with pre-writing and method for driving the same |
US20010052011A1 (en) * | 2000-01-19 | 2001-12-13 | Nec Corporation | Network traffic monitoring system and monitoring method |
US6778168B2 (en) * | 2000-02-14 | 2004-08-17 | International Business Machines Corporation | Method for displaying image, image display system, host system, image display apparatus, and interface for display |
US20010014936A1 (en) * | 2000-02-15 | 2001-08-16 | Akira Jinzaki | Data processing device, system, and method using a table |
US20020061024A1 (en) * | 2000-05-22 | 2002-05-23 | Sarnoff Corporation | Method and apparatus for providing a broadband, wireless, communications network |
US6545688B1 (en) * | 2000-06-12 | 2003-04-08 | Genesis Microchip (Delaware) Inc. | Scanning an image within a narrow horizontal line frequency range irrespective of the frequency at which the image is received |
US7453479B2 (en) * | 2000-08-17 | 2008-11-18 | Innotive Corporation | Image data displaying system and method |
US20030174795A1 (en) * | 2000-08-25 | 2003-09-18 | Michael Bruhnke | Clock generator, particularly for USB devices |
US20020080468A1 (en) * | 2000-09-09 | 2002-06-27 | Tom Crummey | Optical amplitude demodulator |
US20020054420A1 (en) * | 2000-09-09 | 2002-05-09 | Fergusson Richard John | Optical amplitude modulator |
US7006506B1 (en) * | 2000-09-18 | 2006-02-28 | Lucent Technologies Inc. | Automatic detection and configuration of OSPF virtual links |
US20020075250A1 (en) * | 2000-10-10 | 2002-06-20 | Kazuyuki Shigeta | Image display apparatus and method, information processing apparatus using the image display apparatus, and storage medium |
US20040068744A1 (en) * | 2000-11-14 | 2004-04-08 | Claussen Paul J. | Proximity detection using wireless connectivity in a communications system |
US20080126824A1 (en) * | 2000-11-22 | 2008-05-29 | Silicon Image, Inc. | Communications architecture for memory-based devices |
US20040068482A1 (en) * | 2000-11-29 | 2004-04-08 | Hideki Yoshida | Data processor |
US20020071055A1 (en) * | 2000-11-30 | 2002-06-13 | Junichi Ooshima | Display apparatus and method |
US20070097885A1 (en) * | 2001-01-22 | 2007-05-03 | Traversat Bernard A | Peer-to-Peer Communication Pipes |
US20060133386A1 (en) * | 2001-02-06 | 2006-06-22 | Mccormack John | Multiprotocol convergence switch (MPCS) and method for use thereof |
US20060117371A1 (en) * | 2001-03-15 | 2006-06-01 | Digital Display Innovations, Llc | Method for effectively implementing a multi-room television system |
US20040221180A1 (en) * | 2001-03-29 | 2004-11-04 | Katsuya Enami | Electronic device with plural interface ports |
US20080091439A1 (en) * | 2001-05-04 | 2008-04-17 | Agere Systems Inc. | Hybrid multi-channel/cue coding/decoding of audio signals |
US6862606B1 (en) * | 2001-05-11 | 2005-03-01 | Novell, Inc. | System and method for partitioning address space in a proxy cache server cluster |
US20050204077A1 (en) * | 2001-06-05 | 2005-09-15 | Kou Wallace C. | Method and apparatus for CD with independent audio functionality |
US7295578B1 (en) * | 2001-09-12 | 2007-11-13 | Lyle James D | Method and apparatus for synchronizing auxiliary data and video data transmitted over a TMDS-like link |
US6874118B1 (en) * | 2001-09-17 | 2005-03-29 | Maxtor Corporation | Efficient storage and error recovery of moving pictures experts group (MPEG) video streams in audio/video (AV) systems |
US20030056051A1 (en) * | 2001-09-20 | 2003-03-20 | International Business Machines Corporation | System and method for connecting a universal serial bus device to a host computer system |
US20070019684A1 (en) * | 2001-11-20 | 2007-01-25 | Klaus Zimmermann | System and method for effectively performing an audio/video synchronization procedure |
US20040198386A1 (en) * | 2002-01-16 | 2004-10-07 | Dupray Dennis J. | Applications for a wireless location gateway |
US7099277B2 (en) * | 2002-02-20 | 2006-08-29 | Mitsubishi Electric Research Laboratories, Inc. | Dynamic optimal path selection in multiple communications networks |
US20050157714A1 (en) * | 2002-02-22 | 2005-07-21 | Nds Limited | Scrambled packet stream processing |
US6903716B2 (en) * | 2002-03-07 | 2005-06-07 | Hitachi, Ltd. | Display device having improved drive circuit and method of driving same |
US20030177423A1 (en) * | 2002-03-14 | 2003-09-18 | Matsushita Elec. Ind. Co. Ltd. | Tranmission device, reception device, test circuit, and test method |
US20030220026A1 (en) * | 2002-04-15 | 2003-11-27 | Fuji Electric Co., Ltd. | Switching power supply unit |
US20050249212A1 (en) * | 2002-04-26 | 2005-11-10 | Brian Schoner | NCO based timebase recovery system and method for A/V decoder |
US20080284761A1 (en) * | 2002-06-18 | 2008-11-20 | Werner Knee | Interface and method for image data transmission |
US7136415B2 (en) * | 2002-08-07 | 2006-11-14 | Electronics And Telecommunications Research Institute | Method and apparatus for multiplexing multi-view three-dimensional moving picture |
US20080175277A1 (en) * | 2002-08-12 | 2008-07-24 | Broadcom Corporation | Symmetrical Clock Distribution in Multi-Stage High Speed Data Conversion Circuits |
US20060036788A1 (en) * | 2002-09-24 | 2006-02-16 | Monster Cable Products, Inc. | HDMI cable interface |
US20040059852A1 (en) * | 2002-09-24 | 2004-03-25 | Weiyun Sun | System and method of mastering a serial bus |
US20040080523A1 (en) * | 2002-10-24 | 2004-04-29 | Myers Robert L. | System and method for transferring data through a video interface |
US20040081151A1 (en) * | 2002-10-28 | 2004-04-29 | Marc Greis | Method and system for early header compression |
US20040203383A1 (en) * | 2002-12-31 | 2004-10-14 | Kelton James Robert | System for providing data to multiple devices and method thereof |
US20040150928A1 (en) * | 2003-02-03 | 2004-08-05 | Goodfellow John Ryan | Digitally controlled voltage regulator |
US7348957B2 (en) * | 2003-02-14 | 2008-03-25 | Intel Corporation | Real-time dynamic design of liquid crystal display (LCD) panel power management through brightness control |
US7248590B1 (en) * | 2003-02-18 | 2007-07-24 | Cisco Technology, Inc. | Methods and apparatus for transmitting video streams on a packet network |
US20040199565A1 (en) * | 2003-02-21 | 2004-10-07 | Visharam Mohammed Zubair | Method and apparatus for supporting advanced coding formats in media files |
US7525975B2 (en) * | 2003-03-07 | 2009-04-28 | Rami Caspi | System and method for integrated audio stream manager |
US20040207625A1 (en) * | 2003-04-18 | 2004-10-21 | Medispectra, Inc. | Methods and apparatus for displaying diagnostic data |
US20080062201A1 (en) * | 2003-06-24 | 2008-03-13 | Sandeep Bhatia | System, method, and apparatus for displaying streams with dynamically changing formats |
US20080022023A1 (en) * | 2004-02-18 | 2008-01-24 | Silicon Image, Inc. | Cable with Circuitry for Asserting Stored Cable Data or Other Information to an External Device or User |
US20050225547A1 (en) * | 2004-04-09 | 2005-10-13 | Samsung Electronics Co., Ltd. | Display system and control method thereof |
US20060015299A1 (en) * | 2004-06-14 | 2006-01-19 | Mcdermott Scott A | Network architecture and protocol for spacecraft systems |
US20060059092A1 (en) * | 2004-09-16 | 2006-03-16 | Burshan Chen Y | Method and apparatus for user domain based white lists |
US20060209890A1 (en) * | 2005-03-15 | 2006-09-21 | Radiospire Networks, Inc. | System, method and apparatus for placing training information within a digital media frame for wireless transmission |
US20070049086A1 (en) * | 2005-08-30 | 2007-03-01 | Denso Corporation | Flexible wiring system for electronic apparatus |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8248960B2 (en) | 2007-05-01 | 2012-08-21 | Sharp Kabushiki Kaisha | Data transmission with dynamic modulation scheme and/or transfer rate |
US20120038684A1 (en) * | 2010-08-10 | 2012-02-16 | Do-Hyung Ryu | Display device and driving method thereof |
US8848002B2 (en) * | 2010-08-10 | 2014-09-30 | Samsung Display Co., Ltd. | Display device and driving method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN100430988C (en) | 2008-11-05 |
JP2005165273A (en) | 2005-06-23 |
US20050062711A1 (en) | 2005-03-24 |
EP1517292A3 (en) | 2006-01-18 |
CN1604173A (en) | 2005-04-06 |
TWI350989B (en) | 2011-10-21 |
US7405719B2 (en) | 2008-07-29 |
SG110148A1 (en) | 2005-04-28 |
KR20050028816A (en) | 2005-03-23 |
TW200515275A (en) | 2005-05-01 |
EP1517292A2 (en) | 2005-03-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7405719B2 (en) | Using packet transfer for driving LCD panel driver electronics | |
US7800623B2 (en) | Bypassing pixel clock generation and CRTC circuits in a graphics controller chip | |
JP5289757B2 (en) | Liquid crystal display device, data driving IC, and liquid crystal display panel driving method | |
US6593939B2 (en) | Image display device and driver circuit therefor | |
US7327329B2 (en) | Dynamically selecting either frame rate conversion (FRC) or pixel overdrive in an LCD panel based display | |
JP2009145601A (en) | Liquid crystal display device, data driver ic and method for driving liquid crystal display panel | |
US11545067B2 (en) | Display apparatus and a method of driving the same | |
EP1607934A2 (en) | Blur reduction in liquid crystal displays by frame rate control | |
US20100309182A1 (en) | Display apparatus and method of driving the same | |
US7701451B1 (en) | Boost look up table compression system and method | |
US7102694B2 (en) | Apparatus and method for eliminating afterimage state | |
US20210056926A1 (en) | Display device and method of driving the same | |
US20100289834A1 (en) | Field color sequential display control system | |
US8144075B2 (en) | Display system for outputting analog and digital signals to a plurality of display apparatuses, system and method | |
US20080055342A1 (en) | Method for displaying a low-resolution image on a high-resolution display device | |
US20210343228A1 (en) | Display apparatus and control method thereof | |
JPH11296133A (en) | Driving circuit for picture display device | |
JPH11242469A (en) | Device and system for image display | |
KR20060092524A (en) | Plat panel display apparatus | |
CN107331340B (en) | Drive control method and drive control device of display panel | |
JPH08181956A (en) | Video information transmission method and video display device | |
JP2002098987A (en) | Liquid crystal display device and application equipment of liquid crystal display device using the same | |
JP2000330500A (en) | Liquid crystal display device and application equipment therefor | |
CN112532895A (en) | Video data display device and display method thereof | |
Miller | Design considerations of smart displays |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |