US20080232165A1 - Method for modifying data more than once in a multi-level cell memory location within a memory array - Google Patents
Method for modifying data more than once in a multi-level cell memory location within a memory array Download PDFInfo
- Publication number
- US20080232165A1 US20080232165A1 US12/073,265 US7326508A US2008232165A1 US 20080232165 A1 US20080232165 A1 US 20080232165A1 US 7326508 A US7326508 A US 7326508A US 2008232165 A1 US2008232165 A1 US 2008232165A1
- Authority
- US
- United States
- Prior art keywords
- block
- bits
- state
- page
- management function
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5628—Programming or writing circuits; Data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/12—Programming voltage switching circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
- G11C2216/12—Reading and writing aspects of erasable programmable read-only memories
- G11C2216/14—Circuits or methods to write a page or sector of information simultaneously into a nonvolatile memory, typically a complete row or word line in flash memory
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Read Only Memory (AREA)
Abstract
Description
- The invention is directed to the management of pages and blocks of memory within a memory device.
- Flash memory devices are routinely used by computer users to store and retrieve programs, files, and/or other electronic data in nonvolatile memory. One type of flash memory device is a NAND Flash device. A NAND flash device typically utilizes a NAND Flash controller to write data to and read data from the NAND Flash device. The NAND Flash controller writes data to and reads data from the NAND Flash device page by page. Pages are typically grouped into blocks, where a block is the smallest erasable unit. For example, and without limitation, a typical memory device contains 2,112 bytes of memory per page and 64 pages of memory are contained in a block. The smallest entity that can be addressed within a page is a byte. A byte consists of eight bits, where a bit is the smallest allocable unit, logically representing a “1” or a “0.”
- A typical 2 gigabit (Gb) NAND device is organized as 2,048 blocks. Each block contains 64 pages. Each page has 2,112 bytes total, comprised of a 2,048-byte data area and a 64-byte spare area. The spare area is typically used for Error Correction Code (ECC), wear-leveling information, and other software overhead functions. Typically, there is no limitation as to how the data area and the spare area are partitioned on the page. The NAND Flash control determines the data and spare area partition boundaries.
- When the data within the pages of a block are no longer required, the block is erased. Erasure of the block typically takes 2 to 3 milliseconds (mS) during which time the device cannot be used for other operations. In comparison, programming a page of memory within a block usually takes 300 to 1200 microseconds (μS), and a read operation takes 20 to 60 μS depending on the memory array. One or more blocks of memory can be erased during a period of time when the controller would otherwise be idle as long as the controller has selected or marked one or more blocks of memory for erasure.
- The memory in a NAND Flash device utilizes memory cells to store one or more bits of data. NAND Flash devices that store two or more bits of data in one cell are often referred to as multi-level cell (MLC) NAND flash devices. NAND Flash devices that store one bit of data in one cell are often referred to as single-level cell (SLC) NAND Flash devices. In a single-level cell, this single bit of data is represented in one of two states, known as bit states. One bit state logically represents a “1” and the other logically represents a “0.” In a multi-level cell that represents two bits of data, these two bits are represented in four bit states that logically represent “11,” “10,” “01”, and “00.” MLC technology results in obvious density advantages as shown in the example above in that two bits of data are represented in one memory cell instead of only one bit of data. The two bits of data are typically accessed using two pages within a block, a lower page and an upper page. If a typical SLC NAND Flash device has 64 pages per block the corresponding MLC NAND flash device has 128 pages per block. These pages are paired together, for example one bit within page zero is paired with one bit in the identical relative location in a different page. Data can then be stored in these bits on the different pages as further described below. One reason bits on different pages are paired together for programming operations involves error correction. If an error occurs during the programming process the error would manifest itself as a single bit error on two different pages which can be corrected, rather than two bit errors on a single page, which is more difficult to correct.
- Typically, memory devices also move data from current blocks to unused blocks to avoid wearing out a particular memory block. This procedure is referred to as wear leveling. Wear leveling is used because, over time, the storage capacity of NAND Flash devices degrade as blocks are repeatedly used.
- Currently, a number of rules exist to properly store and retrieve data from MLC NAND flash devices. For example, before first use a block of MLC NAND flash memory is left in an initial, erased state in which a “1” is stored in each memory location. Typically, specific bits of a page of a MLC NAND flash device are only permitted to be programmed once from its initial state to store data. Once data is stored in these specific bits of memory, these specific bits would typically need to be returned to their initial state, by an erasure operation on the block containing the specific bits, before new data could be stored in these bits. Once the erasure operation has been performed on all the bits contained in the block of memory, the specific bits of memory can be programmed again to store new information. The following rules are applicable to MLC NAND flash memory: 1) only a single bit within the memory cell can be programmed at a time since the two bits are represented as being in different pages; 2) a bit can be programmed from a higher logical state to a lower logical state (from a “1” to a “0”), but cannot be programmed from a lower logical state to a higher logical state (from a “0” to a “1”); and, 3) if a change in bit state occurs as a result of the programming step, the voltage of the new bit state must equal to, or exceed the voltage level of the previous bit state for the MLC NAND memory cell.
- U.S. Pat. No. 6,982,905 entitled “METHOD AND APPARATUS FOR READING NAND FLASH MEMORY ARRAY” and U.S. Pat. No. 6,975,538 entitled “MEMORY BLOCK ERASING IN A FLASH MEMORY DEVICE” are commonly assigned to the assignee of the current application and are hereby incorporated, in their entirety, herein. Additionally, U.S. patent application Ser. No. 09/303,843 entitled “APPARATUS AND METHOD FOR PROGRAMMING VOLTAGE PROTECTION IN AN NON-VOLATILE MEMORY SYSTEM” publication no. US 2002/0027805; and Ser. No. 11/122,708 entitled “NAND FLASH MEMORY WITH IMPROVED READ AND VERIFICATION THRESHOLD UNIFORMITY” publication no. US 2005/0195651 are commonly assigned to the assignee of the current application and are hereby incorporated, in their entirety, herein.
- A need exists for a faster way to target a block of memory contained in a MLC NAND flash memory cell for erasure. The targeted block of memory could then be erased during a time when the controller would otherwise be idle. Often which blocks are marked for erasure are stored by the controller, but in case the power is removed from the controller a method must exist to store this information in the NAND Flash memory device. This data is often stored within a location in the block that is to be erased. If old data is already in the block to be erased (hence the need for erasure) then at least one of the pages within the block must be programmed in a manner whereby the controller will know that the block is marked for erasure. If the power is removed from the controller, when power is reapplied the controller will know which blocks are marked for erasure. A need therefore exists for a method to program a page within a block more than once. In the first time, valid data will be programmed into the page containing valid data. In the second time, a mark must be programmed into the page to indicate that its block is ready for erasure.
- The foregoing and other advantages and features of the invention will become apparent from the detailed description of exemplary embodiments provided below with reference to the accompanying drawings in which:
-
FIG. 1 depicts the initial, or erased, state of a multi-level cell NAND Flash memory cell. -
FIG. 2 depicts the possible states of the multi-level cell NAND Flash memory cell ofFIG. 1 after the lower page has been programmed. -
FIG. 3 illustrates the allowable transitions from the states possible after the lower page has been programmed to the states possible after the upper page has been programmed. -
FIG. 4 shows an alternative method of allowable transitions from the states possible after the lower page has been programmed to the states possible after the upper page has been programmed. -
FIG. 5 shows a flow chart of the method of reprogramming a bit in the upper page from a “1” to a “0” to identify and mark a block for block management purposes such as an erasure. -
FIG. 6 shows a block diagram of one embodiment of an electronic system of the present invention incorporating the method of marking a block for block management purposes such as an erasure ofFIG. 5 . - In the following detailed description, reference is made to the accompanying drawings, which are part of the specification, and in which is shown by way of illustration various embodiments whereby the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to make and use the invention. It is to be understood that other embodiments may be utilized, and that structural, logical, and electrical changes, as well as changes in the materials used, may be made without departing from the spirit and scope of the present invention. As described in detail below, a desired embodiment of the invention reduces the time required to mark a block for erasure, or other block management functions, by allowing one or more bits in an upper page to be reprogrammed in certain instances.
-
FIG. 1 illustrates the initial, or erased,state 100 of a Multi-Level Cell NAND Flash memory cell.FIG. 1 shows the value of the bit in theupper page 105 and the value of the bit in thelower page 110 inState 1. As illustrated, both bits have been initialized to “1.” Initializing the value of both bits to “1” is necessary to allow programming of the bits at a later time. In accordance with the rules outlined above, the first bit to be programmed is the bit in the lower page. -
FIG. 2 illustrates the twopossible states 200,State 1 andState 2 a, after the bit in the lower page has been programmed. If the bit in the lower page was programmed to store a “1,” the MLC NAND flash memory cell remains inState 1 indicating that a “1” is stored in the bit in the lower page (which has been programmed) 110 and a “1” is stored in the bit in the upper page (which has not yet been programmed) 105. In this case, since both the initial state and the final state of the MLC NAND flash memory cell areState 1, the voltage level associated with the state remains constant. As shown byFIG. 2 , the voltage level of the memory cell increases as the state moves from the left of the figure to the right. If, however, the bit in the lower page was programmed to store a “0,” the MLC NAND flash memory cell moves toState 2 a indicating that a “1” is stored in the bit in the upper page (which has not yet been programmed) 205 and a “0” is stored in the bit in the lower page (which has been programmed) 210. In this case the voltage associated with the state increases as depicted inFIG. 2 . -
FIG. 3 illustrates theallowable transitions 300 from the bit states possible after the lower page has been programmed to the bit states possible after the upper page has been programmed. The upper portion ofFIG. 3 illustrates the two possible bit states after the lower page has been programmed and the lower portion ofFIG. 3 illustrates the four possible bit states after the bit in the upper page has been programmed. Two of the bit states in the lower portion ofFIG. 3 (States States 3 and 4) are possible fromState 2 a (in which the value for the bit in the upper page is “1” and the bit in the lower page is “0”). Of the five different states depicted inFIG. 3 ,State 1 has the lowest voltage level,State 2 b has the next highest voltage, followed byState 2 a,State 3 andState 4 in increasing order. Because the voltage within a memory cell falls into a distribution, it is possible that there is some overlap of distributions betweenState 2 a andStates - The two states possible from
State 1 are now discussed. If the bit in the lower page was programmed to store a “1,” and the bit in the upper page was also programmed to store a “1,” the MLC NAND flash memory cell remains inState 1 indicating that a “1” is stored in the bit in the upper page (which has been programmed) 105 and a “1” is stored in the bit in the lower page (which has been programmed) 110. In this case, since the MLC NAND flash memory cell began and ended inState 1, the voltage of the state associated with the MLC NAND flash memory cell remains constant. If, however, the bit in the lower page was programmed to store a “1,” and the bit in the upper page was programmed to store a “0,” the MLC NAND flash memory cell moves fromState 1 toState 2 b indicating that a “0” is stored in the bit in the upper page (which has been programmed) 305 and a “1” is stored in the bit in the lower page 310 (which has been programmed). In this case, as shown inFIG. 3 , the voltage of the state increases fromState 1 toState 2 b. - The two states possible from
State 2 a are now discussed. To be atState 2 a, the bit in the lower page was previously programmed to a “0” and the upper page has not yet been programmed. InState 2 a a “1” is stored in the bit of the upper page and a “0” is stored in the bit of the lower page. If the bit in the upper page is programmed to store a “0,” the MLC NAND flash memory cell moves toState 3 indicating that a “0” is stored in the bit in the upper page 315 (which has been programmed) and a “0” is stored in the bit in the lower page 320 (which has also been programmed). In this case, as shown inFIG. 3 , the voltage of the state associated with the MLC NAND flash memory cell increases fromState 2 a toState 3. If, however, the bit in the upper page is programmed to store a “1,” the MLC NAND flash memory cell moves fromState 2 a toState 4 indicating that a “1” is stored in the bit in the upper page 325 (which has been programmed) and a “0” is stored in the bit in the lower page 330 (which has also been programmed). In this case the voltage of the state associated with the MLC NAND flash memory cell increases fromState 2 a toState 4. Once the upper page has been programmed, transitions fromState 4 toStates State 4 toStates State 3 toStates State 2 b toStates State 1 toStates State 1 toState 2 b is permissible as it does not violate the rules previously discussed. - As shown by
FIG. 3 , the value of bits in both the upper and lower pages inState 1 is “1.” Also as shown byFIG. 3 , the value of the bit in the upper page inState 2 b is “0” while the value of the bit in the lower page ofState 2 b is “1.” Transitioning fromState 1 toState 2 b would require the bit in the upper page to be changed from a “1” to a “0.” This transition would not violate any of the rules previously discussed in that: 1) before the first use the MLC NAND flash memory cell was in an initial state in which a “1” was stored in each bit of the lower and the upper pages; 2) only a single bit is being programmed at a time; 3) the bit in the upper page is being programmed from a higher logical value to a lower logical value (from a “1” to a “0”), and, 4) the change in the state associated with the MLC NAND flash memory cell would be fromState 1 toState 2 b which would result in an increase voltage for the state. The transition fromState 1 toState 2 b is the same as changing the bit in the upper page from “1” to “0” and is possible if, and only if, the bit value in the corresponding lower page is set to “1.” -
FIG. 4 shows an alternative arrangement of the bit state after the upper page has been programmed, as compared toFIG. 3 . The values of bit in the upper page, 415 and 425 are opposite 315 and 325, respectively. Similar toFIG. 3 ,FIG. 4 illustrates theallowable transitions 400 from the bit states possible after the lower page has been programmed to the bit states possible after the upper page has been programmed. The upper portion ofFIG. 4 illustrates the two possible bit states after the lower page has been programmed and the lower portion ofFIG. 4 illustrates the four possible bit states after the bit in the upper page has been programmed. Two of the bit states in the lower portion ofFIG. 4 (States States 3 and 4) are possible fromState 2 a (in which the value for the bit in the upper page is “1” and the bit in the lower page is “0”). Of the five different states depicted inFIG. 4 ,State 1 has the lowest voltage level,State 2 b has the next highest voltage, followed byState 2 a,State 3 andState 4 in increasing order. Because the voltage within a memory cell falls into a distribution, it is possible that there is some overlap of distributions betweenState 2 a andStates - In
FIG. 4 , the two states possible fromState 1 are identical toFIG. 3 as described in paragraph [0021]. - Referring now to the two states possible from
State 2 a, to be atState 2 a, the bit in the lower page was previously programmed to be a “0” and the upper page has not yet been programmed. InState 2 a a “1” is stored in the bit of the upper page and a “0” is stored in the bit of the lower page. If the bit in the upper page is programmed to store a “1,” the MLC NAND flash memory cell moves toState 3 indicating that a “1” is stored in the bit in the upper page 415 (which has been programmed) and a “0” is stored in the bit in the lower page 420 (which has also been programmed). In this case, as shown inFIG. 4 , the voltage of the state associated with the MLC NAND flash memory cell increases fromState 2 a toState 3. If, however, the bit in the upper page is programmed to store a “0,” the MLC NAND flash memory cell moves fromState 2 a toState 4 indicating that a “0” is stored in the bit in the upper page 425 (which has been programmed) and a “0” is stored in the bit in the lower page 430 (which has also been programmed). In this case the voltage of the state associated with the MLC NAND flash memory cell increases fromState 2 a toState 4. Once the upper page has been programmed, transitions fromState 4 toStates State 4 toStates State 3 toStates State 2 b toStates State 1 toState 4 would violate one, or more of the rules discussed previously. After the upper page has been programmed, the transition fromState 1 toState 2 b, fromState 2 b toState 4, and fromState 3 toState 4 are permitted as these transitions do not violate any of the rules previously discussed. - As shown by
FIG. 3 andFIG. 4 , the value of both bits in both the upper and lower pages inState 1 is “1.” Also as shown byFIG. 3 andFIG. 4 , the value of the bit in the upper page inState 2 b is “0” while the value of the bit in the lower page ofState 2 b is “1.” Transitioning fromState 1 toState 2 b would require the bit in the upper page to be changed from a “1” to a “0.” This transition would not violate any of the rules previously discussed in that: 1) before the first use the MLC NAND flash memory cell as in an initial state in which a “1” was stored in each bit of the lower and the upper pages; 2) only a single bit is being programmed at a time; 3) the bit in the upper page is being programmed from a higher logical value to a lower logical value (“1” to 0”), and, 4) the change in the state associated with the MLC NAND flash memory cell would be fromState 1 toState 2 b which would result in an increase voltage for the state. The transition fromState 1 toState 2 b is the same as changing the bit in the upper page from “1” to “0” and is possible if, and only if, the bit value in the corresponding lower page is set to “1.” - For example, and without limitation, the last page in a block, page 127, is an upper page and page 127 is paired to a lower page. A bit in upper page 127 can be reprogrammed in the locations where the bit in the corresponding lower page has a “1” stored. For example, if it is desired to program column address (bytes) 2049-2052 a second time overriding programmed data with “00h-00h-00h-00h” in the upper page (page 127), column address 2049-2052 would need to be programmed with “FFh-FFh-FFh-FFh” in the corresponding lower page prior to the upper page being programmed from the erased state. Using this method, the controller associated with this memory could then be programmed to mark the corresponding block for erasure. Using the method described, any and all upper pages in the MLC NAND flash device may be marked for erasure without requiring the erasure operation to occur immediately. Additionally, the present invention can be used to implement other block management functions other than marking the corresponding block for erasure. One novel aspect of this embodiment of the invention is that the value stored in the bit of the lower page determines whether or not the bit in the upper page can be programmed more than once. Another novel aspect of this embodiment is that the method of programming works with both bit state figures,
FIG. 3 andFIG. 4 . -
FIG. 5 shows a flow chart of the method of using the reprogramming of the bit in the upper page from a “1” to a “0” to identify and mark a block for erasure or other block management functions. In step 505 a block of memory is initialized, or erased, such that a “1” is stored in each bit of the memory. Instep 510 one or more bits of the lower page are programmed with a “1.” Instep 515 one or more bits in the upper page corresponding to the lower page are programmed with a “1.” Instep 520 the one or more bits in the upper page programmed instep 515 are reprogrammed such that a “0” is then stored in the bits. This step of reprogramming can only occur in the described memory scheme when a “1” is programmed in the bit of the corresponding lower page. Finally, instep 525, based on a controller's recognition of the reprogramming of the one or more bits, a block management function, such as an erasure, can occur. The block management functions may occur immediately or at some later time. -
FIG. 6 illustrates a functional block diagram of amemory device 600 that incorporates multi-level NAND flash memory cells and a processor orcontroller 605 coupled tomemory device 600 which includes programming code to mark a block for erasure in accordance with the present invention. Theprocessor 605 may be a microprocessor or some other type of controlling circuitry. Thememory device 600 and theprocessor 605 form part of anelectronic system 610. The memory device includes an array ofmulti-level memory cells 615. In one embodiment, the memory cells are non-volatile floating-gate memory cells and thememory array 615 is arranged in banks of rows and columns. - Command, address, and data are input and data is output over a plurality of
bi-directional data connections 670. Anaddress register circuit 640 is provided to latch address signals as instructed by I/O control 665 andcontrol logic 680. Address signals are received and decoded by arow decoder 650 and acolumn decoder 655 to access thememory array 615. -
Control circuitry 680 decodes signals provided oncontrol connections 685 from theprocessor 605. These signals are used to control the operations on thememory array 615, including command, address, and data input and data output. Thecontrol circuitry 680 may be a state machine, a sequencer, or some other type of controller, which executes the process routine illustrated inFIG. 5 . - The flash memory device illustrated in
FIG. 6 has been simplified to facilitate a basic understanding of the features of the memory. A more detailed understanding of internal circuitry and functions of flash memories are known to those skilled in the art.
Claims (36)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/073,265 US7961488B2 (en) | 2006-08-22 | 2008-03-03 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
US13/111,247 US8179706B2 (en) | 2006-08-22 | 2011-05-19 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
US13/454,636 US8498138B2 (en) | 2006-08-22 | 2012-04-24 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
US13/949,822 US8913411B2 (en) | 2006-08-22 | 2013-07-24 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/507,596 US7366017B2 (en) | 2006-08-22 | 2006-08-22 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
US12/073,265 US7961488B2 (en) | 2006-08-22 | 2008-03-03 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/507,506 Continuation US20070088121A1 (en) | 2005-08-22 | 2006-08-22 | Emulsion for vibration damping materials |
US11/507,596 Continuation US7366017B2 (en) | 2006-08-22 | 2006-08-22 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/111,247 Continuation US8179706B2 (en) | 2006-08-22 | 2011-05-19 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080232165A1 true US20080232165A1 (en) | 2008-09-25 |
US7961488B2 US7961488B2 (en) | 2011-06-14 |
Family
ID=39113237
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/507,596 Active US7366017B2 (en) | 2006-08-22 | 2006-08-22 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
US12/073,265 Active 2027-11-30 US7961488B2 (en) | 2006-08-22 | 2008-03-03 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
US13/111,247 Active US8179706B2 (en) | 2006-08-22 | 2011-05-19 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
US13/454,636 Active US8498138B2 (en) | 2006-08-22 | 2012-04-24 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
US13/949,822 Active US8913411B2 (en) | 2006-08-22 | 2013-07-24 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/507,596 Active US7366017B2 (en) | 2006-08-22 | 2006-08-22 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/111,247 Active US8179706B2 (en) | 2006-08-22 | 2011-05-19 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
US13/454,636 Active US8498138B2 (en) | 2006-08-22 | 2012-04-24 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
US13/949,822 Active US8913411B2 (en) | 2006-08-22 | 2013-07-24 | Method for modifying data more than once in a multi-level cell memory location within a memory array |
Country Status (1)
Country | Link |
---|---|
US (5) | US7366017B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110141833A1 (en) * | 2009-12-15 | 2011-06-16 | Seagate Technology Llc | Low-wear writing in a solid state memory device |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7586784B2 (en) * | 2006-06-09 | 2009-09-08 | Micron Technology, Inc. | Apparatus and methods for programming multilevel-cell NAND memory devices |
US7366017B2 (en) * | 2006-08-22 | 2008-04-29 | Micron Technology, Inc. | Method for modifying data more than once in a multi-level cell memory location within a memory array |
US7701765B2 (en) * | 2006-12-28 | 2010-04-20 | Micron Technology, Inc. | Non-volatile multilevel memory cell programming |
KR101393622B1 (en) | 2007-08-30 | 2014-05-13 | 삼성전자주식회사 | System comprising multi-bit flash memory device and data manage method thereof |
KR20100013847A (en) * | 2008-08-01 | 2010-02-10 | 삼성전자주식회사 | Memory device and memory programming method |
KR101543431B1 (en) * | 2008-11-20 | 2015-08-11 | 삼성전자주식회사 | Non-volatile memroy system and access method thereof |
US8332578B2 (en) * | 2009-07-31 | 2012-12-11 | Intel Corporation | Method and system to improve the performance of a multi-level cell (MLC) NAND flash memory |
US8589766B2 (en) * | 2010-02-24 | 2013-11-19 | Apple Inc. | Codeword remapping schemes for non-volatile memories |
US9170933B2 (en) | 2010-06-28 | 2015-10-27 | International Business Machines Corporation | Wear-level of cells/pages/sub-pages/blocks of a memory |
US8732557B2 (en) * | 2011-05-31 | 2014-05-20 | Micron Technology, Inc. | Data protection across multiple memory blocks |
KR102101304B1 (en) | 2013-03-15 | 2020-04-16 | 삼성전자주식회사 | Memory controller and operating method of memory controller |
US8885418B1 (en) * | 2013-09-24 | 2014-11-11 | SanDisk Technologies, Inc. | Adaptive double pulse BCF programming |
KR102190399B1 (en) | 2013-10-11 | 2020-12-11 | 삼성전자주식회사 | Method of operating memory device for assuring reliability and system performing the method |
US9524210B1 (en) * | 2015-03-02 | 2016-12-20 | Crossbar, Inc. | Separating bits represented by a MLC in connection with ECC |
TWI613665B (en) * | 2015-11-27 | 2018-02-01 | 群聯電子股份有限公司 | Data programming method and memory storage device |
US10360973B2 (en) * | 2016-12-23 | 2019-07-23 | Western Digital Technologies, Inc. | Data mapping enabling fast read multi-level 3D NAND to improve lifetime capacity |
US10319445B1 (en) * | 2017-11-30 | 2019-06-11 | Western Digital Technologies, Inc. | Programming unprogrammed upper page during lower page programming of multi-level storage cells |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6081447A (en) * | 1991-09-13 | 2000-06-27 | Western Digital Corporation | Wear leveling techniques for flash EEPROM systems |
US20020027805A1 (en) * | 1997-01-08 | 2002-03-07 | Frankie F. Roohparvar | Apparatus and method for programming voltage protection in an non-volatile memory system |
US20050195651A1 (en) * | 2003-05-08 | 2005-09-08 | Micron Technology, Inc. | NAND flash memory with improved read and verification threshold uniformity |
US6975538B2 (en) * | 2003-10-08 | 2005-12-13 | Micron Technology, Inc. | Memory block erasing in a flash memory device |
US6982905B2 (en) * | 2003-10-09 | 2006-01-03 | Micron Technology, Inc. | Method and apparatus for reading NAND flash memory array |
US7009896B2 (en) * | 2003-04-04 | 2006-03-07 | Samsung Electronics Co., Ltd. | Apparatus and method for managing bad blocks in a flash memory |
US20060155922A1 (en) * | 2004-12-16 | 2006-07-13 | Gorobets Sergey A | Non-volatile memory and method with improved indexing for scratch pad and update blocks |
US20060161722A1 (en) * | 2004-12-16 | 2006-07-20 | Bennett Alan D | Scratch pad block |
US20060227624A1 (en) * | 2005-04-11 | 2006-10-12 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20060245249A1 (en) * | 2005-04-27 | 2006-11-02 | Hwang Sang W | Nonvolatile memory devices that support virtual page storage using odd-state memory cells and methods of programming same |
US7246195B2 (en) * | 2004-12-30 | 2007-07-17 | Intel Corporation | Data storage management for flash memory devices |
US7301839B2 (en) * | 2005-04-05 | 2007-11-27 | Sandisk Corporation | Read operation for non-volatile storage that includes compensation for coupling |
US7366017B2 (en) * | 2006-08-22 | 2008-04-29 | Micron Technology, Inc. | Method for modifying data more than once in a multi-level cell memory location within a memory array |
US7457178B2 (en) * | 2006-01-12 | 2008-11-25 | Sandisk Corporation | Trimming of analog voltages in flash memory devices |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0164376B1 (en) * | 1995-07-28 | 1999-02-18 | 김광호 | Reference bit line cell of nonvolatile semiconductor memory |
US7139864B2 (en) * | 2003-12-30 | 2006-11-21 | Sandisk Corporation | Non-volatile memory and method with block management system |
US7301817B2 (en) * | 2005-10-27 | 2007-11-27 | Sandisk Corporation | Method for programming of multi-state non-volatile memory using smart verify |
US7952922B2 (en) * | 2006-06-06 | 2011-05-31 | Micron Technology, Inc. | Method for programming a non-volatile memory device to reduce floating-gate-to-floating-gate coupling effect |
JP5075943B2 (en) * | 2010-06-08 | 2012-11-21 | 株式会社ソニー・コンピュータエンタテインメント | Information providing apparatus and information providing method |
-
2006
- 2006-08-22 US US11/507,596 patent/US7366017B2/en active Active
-
2008
- 2008-03-03 US US12/073,265 patent/US7961488B2/en active Active
-
2011
- 2011-05-19 US US13/111,247 patent/US8179706B2/en active Active
-
2012
- 2012-04-24 US US13/454,636 patent/US8498138B2/en active Active
-
2013
- 2013-07-24 US US13/949,822 patent/US8913411B2/en active Active
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6081447A (en) * | 1991-09-13 | 2000-06-27 | Western Digital Corporation | Wear leveling techniques for flash EEPROM systems |
US20020027805A1 (en) * | 1997-01-08 | 2002-03-07 | Frankie F. Roohparvar | Apparatus and method for programming voltage protection in an non-volatile memory system |
US7009896B2 (en) * | 2003-04-04 | 2006-03-07 | Samsung Electronics Co., Ltd. | Apparatus and method for managing bad blocks in a flash memory |
US20050195651A1 (en) * | 2003-05-08 | 2005-09-08 | Micron Technology, Inc. | NAND flash memory with improved read and verification threshold uniformity |
US6975538B2 (en) * | 2003-10-08 | 2005-12-13 | Micron Technology, Inc. | Memory block erasing in a flash memory device |
US6982905B2 (en) * | 2003-10-09 | 2006-01-03 | Micron Technology, Inc. | Method and apparatus for reading NAND flash memory array |
US20060155922A1 (en) * | 2004-12-16 | 2006-07-13 | Gorobets Sergey A | Non-volatile memory and method with improved indexing for scratch pad and update blocks |
US20060161722A1 (en) * | 2004-12-16 | 2006-07-20 | Bennett Alan D | Scratch pad block |
US7246195B2 (en) * | 2004-12-30 | 2007-07-17 | Intel Corporation | Data storage management for flash memory devices |
US7301839B2 (en) * | 2005-04-05 | 2007-11-27 | Sandisk Corporation | Read operation for non-volatile storage that includes compensation for coupling |
US20060227624A1 (en) * | 2005-04-11 | 2006-10-12 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US20060245249A1 (en) * | 2005-04-27 | 2006-11-02 | Hwang Sang W | Nonvolatile memory devices that support virtual page storage using odd-state memory cells and methods of programming same |
US7457178B2 (en) * | 2006-01-12 | 2008-11-25 | Sandisk Corporation | Trimming of analog voltages in flash memory devices |
US7366017B2 (en) * | 2006-08-22 | 2008-04-29 | Micron Technology, Inc. | Method for modifying data more than once in a multi-level cell memory location within a memory array |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110141833A1 (en) * | 2009-12-15 | 2011-06-16 | Seagate Technology Llc | Low-wear writing in a solid state memory device |
US8009471B2 (en) | 2009-12-15 | 2011-08-30 | Seagate Technology Llc | Low-wear writing in a solid state memory device |
Also Published As
Publication number | Publication date |
---|---|
US20110222344A1 (en) | 2011-09-15 |
US7366017B2 (en) | 2008-04-29 |
US8179706B2 (en) | 2012-05-15 |
US8498138B2 (en) | 2013-07-30 |
US20120206966A1 (en) | 2012-08-16 |
US20130311715A1 (en) | 2013-11-21 |
US20080049496A1 (en) | 2008-02-28 |
US7961488B2 (en) | 2011-06-14 |
US8913411B2 (en) | 2014-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7366017B2 (en) | Method for modifying data more than once in a multi-level cell memory location within a memory array | |
US11150808B2 (en) | Flash memory system | |
US8713380B2 (en) | Non-volatile memory and method having efficient on-chip block-copying with controlled error rate | |
US8037381B2 (en) | Error detection, documentation, and correction in a flash memory device | |
US8054684B2 (en) | Non-volatile memory and method with atomic program sequence and write abort detection | |
US7818492B2 (en) | Source and shadow wear-leveling method and apparatus | |
US20070035998A1 (en) | Nonvolatile memory apparatus | |
US20140043901A1 (en) | Nonvolatile memory device and operating method with variable memory cell state definitions | |
WO2008093327A1 (en) | Flash memory with improved programming precision | |
US8886876B2 (en) | Protecting groups of memory cells in a memory device | |
US8275934B2 (en) | Nonvolatile memory device and cache read method using the same | |
US11101009B1 (en) | Systems and methods to convert memory to one-time programmable memory | |
KR100932801B1 (en) | Memory management methods, memory devices, and computer readable storage media | |
JP2023002208A (en) | Memory system and read method | |
US8854887B2 (en) | Nonvolatile memory device and method of programming the same | |
TW202113850A (en) | Memory system and method of operating memory | |
US6898680B2 (en) | Minimization of overhead of non-volatile memory operation | |
EP3783614B1 (en) | Nonvolatile memory device including a fast read page and a storage device including the same | |
CN112506809A (en) | Memory system and memory operation method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |