US20080224295A1 - Package structure and stacked package module using the same - Google Patents

Package structure and stacked package module using the same Download PDF

Info

Publication number
US20080224295A1
US20080224295A1 US12/073,734 US7373408A US2008224295A1 US 20080224295 A1 US20080224295 A1 US 20080224295A1 US 7373408 A US7373408 A US 7373408A US 2008224295 A1 US2008224295 A1 US 2008224295A1
Authority
US
United States
Prior art keywords
circuit board
chip
package structure
pads
wire bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/073,734
Inventor
Chung-Cheng Lien
Chia-Wei Chang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Phoenix Precision Technology Corp
Original Assignee
Phoenix Precision Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Phoenix Precision Technology Corp filed Critical Phoenix Precision Technology Corp
Assigned to PHOENIX PRECISION TECHNOLOGY CORPORATION reassignment PHOENIX PRECISION TECHNOLOGY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHANG, CHIA-WEI, LIEN, CHUNG-CHENG
Publication of US20080224295A1 publication Critical patent/US20080224295A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/0557Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05571Disposition the external layer being disposed in a recess of the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05573Single external layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1035All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/1058Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • H01L2924/1816Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip

Definitions

  • the present invention relates to a package structure and a stacked package module using the same and, more particularly, to a package structure which can reduce the conventional height of the package module and a stacked package module using the same.
  • a conventional semiconductor package structure is made such that a semiconductor chip is mounted by its back surface on the top surface of a circuit board, then the package structure is finished through wire bonding, or a semiconductor chip is mounted by the active surface thereof on the top surface of the circuit board, thereby finishing a flip-chip package structure, followed by placing solder balls on the back surface of the circuit board to provide electrical connections for an electronic device like a printed circuit board.
  • FIG. 1 shows a conventional wire bond package structure.
  • the wire bond package structure 1 comprises a circuit board 10 , a chip 11 , a plurality of metal lines 14 , and an encapsulant 15 .
  • the circuit board 10 has a first surface 10 a (for adhering a chip) having a plurality of wire bonding pads 101 and an opposite second surface 10 b (for adhering solder balls) having a plurality of solder pads 102 .
  • the chip 11 is disposed on the first surface 10 a of the circuit board 10 , and the active surface 11 a of the chip 11 has a plurality of electrode pads 111 electrically connecting to the wire bonding pads 101 of the circuit board 10 by the metal lines 14 .
  • the encapsulant 15 wraps the chip 11 and the metal lines 14 .
  • the solder pads 102 of the circuit board 10 can electrically connect with a printed circuit board by solder balls 16 .
  • the chip 11 is mounted on the first surface 10 a of the circuit board 10 , and electrically connects to the circuit board 10 by the metal lines 14 .
  • the height of the package structure increases, and cannot meet with the requirement for compact size.
  • the chip 11 mounted on the circuit board 10 since the chip 11 mounted on the circuit board 10 generates a large amount of heat in high-speed operation, given the large amount of heat not released efficiently into the environment, the integrated circuit in the chip 11 will not function well, resulting in temporary or permanent damage. Consequently, the poor efficiency for heat dissipating of the package structure compromises the quality of the package structure.
  • the package structure 2 comprises a circuit board 20 , a chip 21 , a plurality of metal lines 24 , and an encapsulant 25 .
  • the circuit board 20 has a first surface 20 a having a plurality of wire bonding pads 201 and an opposite second surface 20 b having a plurality of solder pads 202 .
  • the circuit board 20 has a through cavity 205 , and the chip 21 is disposed in the through cavity 205 .
  • the active surface 21 a of the chip 21 has a plurality of electrode pads 211 , electrically connecting to the wire bonding pads 201 of the circuit board 20 by the metal lines 24 .
  • the through cavity 205 of the circuit board 20 is filled with the encapsulant 25 , and the encapsulant 25 wraps the chip 21 and the metal lines 24 .
  • the solder pads 202 of the circuit board 20 can electrically connect with a printed circuit board by solder balls 26 .
  • the chip in the wire bond package structure shown as FIG. 2 is embedded in the circuit board, and thereby the height of the package structure decreases 150 ⁇ m at the least.
  • the inactive surface of the chip embedded in the circuit board is exposed, and thereby the efficiency for heat dissipating of the package structure can be enhanced.
  • the step for embedding and fixing the chip 21 in the circuit board 20 is described as follows.
  • the chip 21 is fixed temporarily in the through cavity 205 of the circuit board 20 by a release film (not shown in FIG. 2 ); subsequently, the electrode pads 21 of the chip 2 electrically connect to the wire bonding pads 201 of the circuit board 20 by the metal lines 24 by wire bonding; then, the through cavity 205 is filled with the encapsulant 25 and the encapsulant 25 wraps the chip 21 and the metal lines 24 ; and finally, the release film is removed so as to obtain the wire bond package structure with a chip embedded therein.
  • the chip 21 fixed temporarily by the release film will shift due to shaking in the process for wire bonding and thereby alignment error occurs.
  • the wire bond package structure with a chip embedded therein can meet with the requirements for compact size and well efficiency for heat dissipating, it cannot resolve the issues of alignment error caused by the shift of the chip, resulting in reduced yield and increased cost.
  • the object of the present invention is to provide a package structure with a chip embedded therein and the stacked package module using the package structure with a chip embedded therein as a packaging unit, which can reduce the conventional height of the package module to provide a more compact-sized and space-saving product.
  • Another object of the present invention is to provide a package structure with a chip embedded therein that exhibits improved efficiency for heat dissipating, resulting from the exposure of the chip.
  • Yet another object of the present invention is to provide a package structure with a chip embedded therein for resolving the alignment error caused by the shift of the chip in the process for wire bonding.
  • the present invention provides a package structure with a chip embedded therein, comprising: a circuit board having a first surface, an opposite second surface, and a through cavity penetrating the circuit board, wherein the first surface of the circuit board has a plurality of first conductive pads and a plurality of wire bonding pads disposed thereon, and the second surface of the circuit board has a plurality of second conductive pads disposed thereon; and a chip embedded in the through cavity of the circuit board, wherein the gap between the through cavity of the circuit board and the chip is filled with a filling material to fix the chip, the chip has an active surface with a plurality of electrode pads and an inactive surface, and the electrode pads electrically connect to the wire bonding pads of the circuit board by a plurality of metal lines.
  • the circuit board can be a two-layered or multi-layered circuit board.
  • the aforementioned package structure can further comprise an encapsulant to wrap the active surface, the metal lines, and the wire bonding pads of the circuit board.
  • the present invention further provides a stacked package module, comprising: a first package structure comprising a circuit board and a first chip, wherein the circuit board has a first surface, an opposite second surface, at least one through cavity penetrating the circuit board, a plurality of first conductive pads and a plurality of wire bonding pads disposed on the first surface, and a plurality of second conductive pads disposed on the second surface; the first chip is embedded in the through cavity of the circuit board; the gap between the through cavity of the circuit board and the first chip is filled with a filling material to fix the first chip; the first chip has an active surface with a plurality of electrode pads and an inactive surface; and the electrode pads electrically connect to the wire bonding pads of the circuit board by a plurality of metal lines; and a second package structure comprising a second chip, wherein the second package structure electrically connects to the first package structure by the first conductive pads of the first package structure.
  • the second package structure can be any type of package structure.
  • the second package structure is the same as the first package structure, flip chip package structure, wire bond package structure, and so on.
  • one surface of the second package structure has a plurality of second conductive pads, and the second conductive pads electrically connect to the first conductive pads of the first package structure.
  • the stacked package module of the present invention can further comprise a plurality of solder balls which can electrically connect the second conductive pads of the second package structure with the first conductive pads of the first package structure.
  • the aforementioned stacked package module can further comprise an encapsulant.
  • the encapsulant can wrap the active surface of the first chip, the metal lines and the wire bonding pads of the circuit board.
  • the present invention can reduce the height of the package module to provide a more compact-sized and space-saving product.
  • the efficiency for heat dissipating can be improved, resulting from the exposure of the chip.
  • the present invention can resolve the alignment error caused by the shift of the chip in the process for wire bonding.
  • the package structure with a chip embedded therein can further electrically connect to a flip chip package structure, a wire bond package structure, or another identical package structure so as to provide various products.
  • FIG. 1 is a cross-section view of a conventional wire bond package structure
  • FIG. 2 is a cross-section view of another conventional wire bond package structure
  • FIG. 3 is a cross-section view of a package structure with a chip embedded therein of a preferred embodiment of the present invention
  • FIG. 4 is a cross-section view of a stacked package module of a preferred embodiment of the present invention.
  • FIG. 5 is a cross-section view of a stacked package module of a preferred embodiment of the present invention.
  • FIG. 6 is a cross-section view of a stacked package module of a preferred embodiment of the present invention.
  • the package structure 3 with a chip embedded therein comprises a circuit board 30 .
  • the circuit board 30 has a first surface 30 a , an opposite second surface 30 b , and a through cavity 305 penetrating the circuit board 30 .
  • a plurality of first conductive pads 301 and a plurality of wire bonding pads 303 are disposed on the first surface 30 a of the circuit board 30
  • a plurality of second conductive pads 302 are disposed on the second surface 30 b of the circuit board 30 .
  • the package structure 3 further comprises a chip 31 embedded in the through cavity 305 of the circuit board 30 , and the gap between the through cavity 305 of the circuit board 30 and the chip 31 is filled with a filling material 32 to fix the chip 31 .
  • the chip 31 has an active surface 31 a and an inactive surface 31 b, and the active surface 31 a of the chip 31 has a plurality of electrode pads 311 .
  • the electrode pads 311 electrically connect to the wire bonding pads 303 of the circuit board 30 by a plurality of metal lines 34 , and the inactive surface 31 b of the chip 31 is exposed to the second surface 30 b.
  • the circuit board 30 of the present embodiment is a two-layered or multi-layered circuit board.
  • the material of the filling material 32 filling the gap between the through cavity 305 of the circuit board 30 and the chip 31 to fix the chip 31 is selected from the group consisting of organic dielectric material, liquid organic resin, and prepreg.
  • the material of the filling material 32 is prepreg.
  • the materials of the first conductive pads 301 , the wire bonding pads 303 and the second conductive pads 302 in the present embodiment are individually selected from the group consisting of copper, silver, gold, nickel/gold, nickel/palladium/gold, and the combination thereof.
  • the material of the metal lines 34 is gold.
  • the package structure 3 of the present embodiment further comprises an encapsulant 35 .
  • the encapsulant 35 wraps the active surface 31 a of the chip 31 , the metal lines 34 , and the wire bonding pads 303 of the circuit board 30 .
  • the material of the encapsulant 35 is epoxy resin.
  • the package structure can reduce the height of the package module to provide a more compact-sized and space-saving product.
  • the efficiency for heat dissipating can be improved, resulting from the exposure of the chip.
  • the chip is fixed in the through cavity of the circuit board by the filling material so as to inhibit the shift of the chip commonly resulting from shaking in the process for wire bonding and thereby reduce alignment error.
  • FIG. 4 there is shown a cross-section view of a stacked package module.
  • the stacked package module of the present embodiment is constructed by using two same package structures 3 and 3 ′ each with a chip embedded therein.
  • the second conductive pads 302 ′ on the second surface 30 b ′ of the upper package structure 3 ′ electrically connect to the first conductive pads 301 on the first surface 30 a of the lower package structure 3 through a plurality of solder balls 36 by package on package.
  • the stacked package module of the present embodiment uses the package structure 3 of Embodiment 1 and a flip chip package structure 4 as packaging units to perform package on package.
  • the flip chip package structure 4 comprises a substrate 40 and a chip 41 .
  • the substrate 40 has a first surface (for adhering a chip) 40 a and an opposite second surface (for adhering solder balls) 40 b.
  • a plurality of first conductive pads 401 are disposed on the first surface 40 a of the substrate 40
  • a plurality of second conductive pads 402 are disposed on the second surface 40 b of the substrate 40 .
  • the chip 41 has an active surface 41 a with a plurality of electrode pads 411 thereon and an inactive surface 41 b.
  • the electrode pads 411 of the chip 41 electrically connect to the first conductive pads 401 on the first surface 40 a of the substrate 40 through a plurality of solder bumps 46 .
  • the package structure 4 further comprises an underfilling material 45 formed between the chip 41 and the substrate 40 .
  • the second conductive pads 402 on the second surface 40 b of the package structure 4 electrically connect to the first conductive pads 301 on the first surface 30 a of the package structure 3 by a plurality of solder balls 36 .
  • the stacked package module of the present embodiment uses the package structure 3 of Embodiment 1 and a wire bond package structure 5 as packaging units to perform package on package.
  • the wire bond package structure 5 comprises a substrate 50 and a chip 51 .
  • the substrate 50 has a first surface (for adhering a chip) 50 a and an opposite second surface (for adhering solder balls) 50 b.
  • a plurality of wire bonding pads 501 are disposed on the first surface 50 a
  • a plurality of second conductive pads 502 are disposed on the second surface 50 b.
  • the chip 51 has an active surface 51 a with a plurality of electrode pads 511 thereon and an inactive surface 51 b.
  • the electrode pads 511 of the chip 51 electrically connect to the wire bonding pads 501 on the first surface 50 a of the substrate 50 through a plurality of metal lines 54 .
  • the inactive surface 51 b of the chip 51 is fixed on the first surface 50 a of the substrate 50 by an adhesive material 52 .
  • the wire bond package structure 5 further comprises an encapsulant 55 to wrap the chip 51 , the metal lines 54 , and the wire bonding pads 501 .
  • the second conductive pads 502 on the second surface 50 b of the package structure 5 electrically connect to the first conductive pads 301 on the first surface 30 a of the package structure 3 by a plurality of solder balls 36 .
  • the present invention can reduce the height of the package module to provide a more compact-sized and space-saving product.
  • the efficiency for heat dissipating can be improved, resulting from the exposure of the chip.
  • the present invention can resolve the alignment error caused by the shift of the chip in the process for wire bonding.
  • the package structure with a chip embedded therein can further electrically connect to a flip chip package structure, a wire bond package structure, or another identical package structure so as to provide various products.

Abstract

A package structure with chip embedded therein is disclosed, which comprises a circuit board having a first surface, an opposite second surface and a through cavity penetrating the circuit board, wherein the first surface of the circuit board has a plurality of first conductive pads and a plurality of wire bonding pads disposed thereon, and the second surface of the circuit board has a plurality of second conductive pads disposed thereon; and a chip embedded in the through cavity of the circuit board, wherein the gap between the through cavity and the chip is filled with a filling material, the chip has an active surface with a plurality of electrode pads and an inactive surface, and the electrode pads electrically connect to the wire bonding pads of the circuit board by a plurality of metal lines. The present invention further provides a package module using the aforementioned package structure.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a package structure and a stacked package module using the same and, more particularly, to a package structure which can reduce the conventional height of the package module and a stacked package module using the same.
  • 2. Description of Related Art
  • As the electronic industry continues to boom, the design trend of electronic devices is towards multifunction and high-performance. Thus, high-density integration and miniaturization are necessary for a semiconductor package structure. On the ground of the reason aforementioned, the mono-layered circuit boards providing active components, passive components, and circuit connection, are being replaced by the multi-layered circuit boards. The area of circuit layout on the circuit board increases in a restricted space by interlayer connection to meet with the requirement of high-density integration.
  • In general, a conventional semiconductor package structure is made such that a semiconductor chip is mounted by its back surface on the top surface of a circuit board, then the package structure is finished through wire bonding, or a semiconductor chip is mounted by the active surface thereof on the top surface of the circuit board, thereby finishing a flip-chip package structure, followed by placing solder balls on the back surface of the circuit board to provide electrical connections for an electronic device like a printed circuit board.
  • FIG. 1 shows a conventional wire bond package structure. The wire bond package structure 1 comprises a circuit board 10, a chip 11, a plurality of metal lines 14, and an encapsulant 15. The circuit board 10 has a first surface 10 a (for adhering a chip) having a plurality of wire bonding pads 101 and an opposite second surface 10 b (for adhering solder balls) having a plurality of solder pads 102. The chip 11 is disposed on the first surface 10 a of the circuit board 10, and the active surface 11 a of the chip 11 has a plurality of electrode pads 111 electrically connecting to the wire bonding pads 101 of the circuit board 10 by the metal lines 14. In addition, the encapsulant 15 wraps the chip 11 and the metal lines 14. The solder pads 102 of the circuit board 10 can electrically connect with a printed circuit board by solder balls 16.
  • In the aforementioned wire bond package structure, the chip 11 is mounted on the first surface 10 a of the circuit board 10, and electrically connects to the circuit board 10 by the metal lines 14. Thereby, the height of the package structure increases, and cannot meet with the requirement for compact size. In addition, since the chip 11 mounted on the circuit board 10 generates a large amount of heat in high-speed operation, given the large amount of heat not released efficiently into the environment, the integrated circuit in the chip 11 will not function well, resulting in temporary or permanent damage. Consequently, the poor efficiency for heat dissipating of the package structure compromises the quality of the package structure.
  • Accordingly, another conventional wire bond package structure with a chip embedded therein has been developed, with reference to FIG. 2. The package structure 2 comprises a circuit board 20, a chip 21, a plurality of metal lines 24, and an encapsulant 25. The circuit board 20 has a first surface 20 a having a plurality of wire bonding pads 201 and an opposite second surface 20 b having a plurality of solder pads 202. In addition, the circuit board 20 has a through cavity 205, and the chip 21 is disposed in the through cavity 205. The active surface 21 a of the chip 21 has a plurality of electrode pads 211, electrically connecting to the wire bonding pads 201 of the circuit board 20 by the metal lines 24. The through cavity 205 of the circuit board 20 is filled with the encapsulant 25, and the encapsulant 25 wraps the chip 21 and the metal lines 24. The solder pads 202 of the circuit board 20 can electrically connect with a printed circuit board by solder balls 26.
  • In comparison to the wire bond package structure shown as FIG. 1, the chip in the wire bond package structure shown as FIG. 2 is embedded in the circuit board, and thereby the height of the package structure decreases 150 μm at the least. In addition, the inactive surface of the chip embedded in the circuit board is exposed, and thereby the efficiency for heat dissipating of the package structure can be enhanced.
  • The step for embedding and fixing the chip 21 in the circuit board 20 is described as follows. The chip 21 is fixed temporarily in the through cavity 205 of the circuit board 20 by a release film (not shown in FIG. 2); subsequently, the electrode pads 21 of the chip 2 electrically connect to the wire bonding pads 201 of the circuit board 20 by the metal lines 24 by wire bonding; then, the through cavity 205 is filled with the encapsulant 25 and the encapsulant 25 wraps the chip 21 and the metal lines 24; and finally, the release film is removed so as to obtain the wire bond package structure with a chip embedded therein.
  • However, the chip 21 fixed temporarily by the release film will shift due to shaking in the process for wire bonding and thereby alignment error occurs. Although the wire bond package structure with a chip embedded therein can meet with the requirements for compact size and well efficiency for heat dissipating, it cannot resolve the issues of alignment error caused by the shift of the chip, resulting in reduced yield and increased cost.
  • SUMMARY OF THE INVENTION
  • The object of the present invention is to provide a package structure with a chip embedded therein and the stacked package module using the package structure with a chip embedded therein as a packaging unit, which can reduce the conventional height of the package module to provide a more compact-sized and space-saving product.
  • Another object of the present invention is to provide a package structure with a chip embedded therein that exhibits improved efficiency for heat dissipating, resulting from the exposure of the chip.
  • Yet another object of the present invention is to provide a package structure with a chip embedded therein for resolving the alignment error caused by the shift of the chip in the process for wire bonding.
  • To achieve the aforementioned objects, the present invention provides a package structure with a chip embedded therein, comprising: a circuit board having a first surface, an opposite second surface, and a through cavity penetrating the circuit board, wherein the first surface of the circuit board has a plurality of first conductive pads and a plurality of wire bonding pads disposed thereon, and the second surface of the circuit board has a plurality of second conductive pads disposed thereon; and a chip embedded in the through cavity of the circuit board, wherein the gap between the through cavity of the circuit board and the chip is filled with a filling material to fix the chip, the chip has an active surface with a plurality of electrode pads and an inactive surface, and the electrode pads electrically connect to the wire bonding pads of the circuit board by a plurality of metal lines.
  • In the aforementioned package structure, the circuit board can be a two-layered or multi-layered circuit board.
  • The aforementioned package structure can further comprise an encapsulant to wrap the active surface, the metal lines, and the wire bonding pads of the circuit board.
  • The present invention further provides a stacked package module, comprising: a first package structure comprising a circuit board and a first chip, wherein the circuit board has a first surface, an opposite second surface, at least one through cavity penetrating the circuit board, a plurality of first conductive pads and a plurality of wire bonding pads disposed on the first surface, and a plurality of second conductive pads disposed on the second surface; the first chip is embedded in the through cavity of the circuit board; the gap between the through cavity of the circuit board and the first chip is filled with a filling material to fix the first chip; the first chip has an active surface with a plurality of electrode pads and an inactive surface; and the electrode pads electrically connect to the wire bonding pads of the circuit board by a plurality of metal lines; and a second package structure comprising a second chip, wherein the second package structure electrically connects to the first package structure by the first conductive pads of the first package structure.
  • In the aforementioned stacked package module, the second package structure can be any type of package structure. Preferably, the second package structure is the same as the first package structure, flip chip package structure, wire bond package structure, and so on.
  • In the aforementioned stacked package module, one surface of the second package structure has a plurality of second conductive pads, and the second conductive pads electrically connect to the first conductive pads of the first package structure. In addition, the stacked package module of the present invention can further comprise a plurality of solder balls which can electrically connect the second conductive pads of the second package structure with the first conductive pads of the first package structure.
  • The aforementioned stacked package module can further comprise an encapsulant. The encapsulant can wrap the active surface of the first chip, the metal lines and the wire bonding pads of the circuit board.
  • Accordingly, the present invention can reduce the height of the package module to provide a more compact-sized and space-saving product. In addition, the efficiency for heat dissipating can be improved, resulting from the exposure of the chip. Furthermore, the present invention can resolve the alignment error caused by the shift of the chip in the process for wire bonding. The package structure with a chip embedded therein can further electrically connect to a flip chip package structure, a wire bond package structure, or another identical package structure so as to provide various products.
  • Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-section view of a conventional wire bond package structure;
  • FIG. 2 is a cross-section view of another conventional wire bond package structure;
  • FIG. 3 is a cross-section view of a package structure with a chip embedded therein of a preferred embodiment of the present invention;
  • FIG. 4 is a cross-section view of a stacked package module of a preferred embodiment of the present invention;
  • FIG. 5 is a cross-section view of a stacked package module of a preferred embodiment of the present invention; and
  • FIG. 6 is a cross-section view of a stacked package module of a preferred embodiment of the present invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT Embodiment 1
  • With reference to FIG. 3, there is shown a cross-section view of a package structure with a chip embedded therein. The package structure 3 with a chip embedded therein comprises a circuit board 30. The circuit board 30 has a first surface 30 a, an opposite second surface 30 b, and a through cavity 305 penetrating the circuit board 30. A plurality of first conductive pads 301 and a plurality of wire bonding pads 303 are disposed on the first surface 30 a of the circuit board 30, and a plurality of second conductive pads 302 are disposed on the second surface 30 b of the circuit board 30. The package structure 3 further comprises a chip 31 embedded in the through cavity 305 of the circuit board 30, and the gap between the through cavity 305 of the circuit board 30 and the chip 31 is filled with a filling material 32 to fix the chip 31. The chip 31 has an active surface 31 a and an inactive surface 31 b, and the active surface 31 a of the chip 31 has a plurality of electrode pads 311. The electrode pads 311 electrically connect to the wire bonding pads 303 of the circuit board 30 by a plurality of metal lines 34, and the inactive surface 31 b of the chip 31 is exposed to the second surface 30 b.
  • Herein, the circuit board 30 of the present embodiment is a two-layered or multi-layered circuit board. The material of the filling material 32 filling the gap between the through cavity 305 of the circuit board 30 and the chip 31 to fix the chip 31 is selected from the group consisting of organic dielectric material, liquid organic resin, and prepreg. In the present embodiment, the material of the filling material 32 is prepreg. In addition, the materials of the first conductive pads 301, the wire bonding pads 303 and the second conductive pads 302 in the present embodiment are individually selected from the group consisting of copper, silver, gold, nickel/gold, nickel/palladium/gold, and the combination thereof. The material of the metal lines 34 is gold.
  • The package structure 3 of the present embodiment further comprises an encapsulant 35. The encapsulant 35 wraps the active surface 31 a of the chip 31, the metal lines 34, and the wire bonding pads 303 of the circuit board 30. The material of the encapsulant 35 is epoxy resin.
  • Accordingly, the package structure can reduce the height of the package module to provide a more compact-sized and space-saving product. In addition, the efficiency for heat dissipating can be improved, resulting from the exposure of the chip. Furthermore, the chip is fixed in the through cavity of the circuit board by the filling material so as to inhibit the shift of the chip commonly resulting from shaking in the process for wire bonding and thereby reduce alignment error.
  • Embodiment 2
  • With reference to FIG. 4, there is shown a cross-section view of a stacked package module. The stacked package module of the present embodiment is constructed by using two same package structures 3 and 3′ each with a chip embedded therein.
  • In detail, the second conductive pads 302′ on the second surface 30 b′ of the upper package structure 3′ electrically connect to the first conductive pads 301 on the first surface 30 a of the lower package structure 3 through a plurality of solder balls 36 by package on package.
  • Embodiment 3
  • With reference to FIG. 5, there is shown a cross-section view of a stacked package module. The stacked package module of the present embodiment uses the package structure 3 of Embodiment 1 and a flip chip package structure 4 as packaging units to perform package on package. Herein, the flip chip package structure 4 comprises a substrate 40 and a chip 41. The substrate 40 has a first surface (for adhering a chip) 40 a and an opposite second surface (for adhering solder balls) 40 b. A plurality of first conductive pads 401 are disposed on the first surface 40 a of the substrate 40, and a plurality of second conductive pads 402 are disposed on the second surface 40 b of the substrate 40. The chip 41 has an active surface 41 a with a plurality of electrode pads 411 thereon and an inactive surface 41 b. The electrode pads 411 of the chip 41 electrically connect to the first conductive pads 401 on the first surface 40 a of the substrate 40 through a plurality of solder bumps 46. In addition, the package structure 4 further comprises an underfilling material 45 formed between the chip 41 and the substrate 40. The second conductive pads 402 on the second surface 40 b of the package structure 4 electrically connect to the first conductive pads 301 on the first surface 30 a of the package structure 3 by a plurality of solder balls 36.
  • Embodiment 4
  • With reference to FIG. 6, there is shown a cross-section view of a stacked package module. The stacked package module of the present embodiment uses the package structure 3 of Embodiment 1 and a wire bond package structure 5 as packaging units to perform package on package. The wire bond package structure 5 comprises a substrate 50 and a chip 51. The substrate 50 has a first surface (for adhering a chip) 50 a and an opposite second surface (for adhering solder balls) 50 b. A plurality of wire bonding pads 501 are disposed on the first surface 50 a, and a plurality of second conductive pads 502 are disposed on the second surface 50 b. The chip 51 has an active surface 51 a with a plurality of electrode pads 511 thereon and an inactive surface 51 b. The electrode pads 511 of the chip 51 electrically connect to the wire bonding pads 501 on the first surface 50 a of the substrate 50 through a plurality of metal lines 54. The inactive surface 51 b of the chip 51 is fixed on the first surface 50 a of the substrate 50 by an adhesive material 52. In addition, the wire bond package structure 5 further comprises an encapsulant 55 to wrap the chip 51, the metal lines 54, and the wire bonding pads 501. The second conductive pads 502 on the second surface 50 b of the package structure 5 electrically connect to the first conductive pads 301 on the first surface 30 a of the package structure 3 by a plurality of solder balls 36.
  • Accordingly, the present invention can reduce the height of the package module to provide a more compact-sized and space-saving product. In addition, the efficiency for heat dissipating can be improved, resulting from the exposure of the chip. Furthermore, the present invention can resolve the alignment error caused by the shift of the chip in the process for wire bonding. The package structure with a chip embedded therein can further electrically connect to a flip chip package structure, a wire bond package structure, or another identical package structure so as to provide various products.
  • Although the present invention has been explained in relation to its preferred embodiment, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the invention as hereinafter claimed.

Claims (17)

1. A package structure with a chip embedded therein, comprising: a circuit board having a first surface, an opposite second surface, and a through cavity penetrating the circuit board, wherein the first surface of the circuit board has a plurality of first conductive pads and a plurality of wire bonding pads disposed thereon, and the second surface of the circuit board has a plurality of second conductive pads disposed thereon; and
a chip embedded in the through cavity of the circuit board, wherein the gap between the through cavity of the circuit board and the chip is filled with a filling material to fix the chip, the chip has an active surface with a plurality of electrode pads and an inactive surface, and the electrode pads electrically connect to the wire bonding pads of the circuit board by a plurality of metal lines.
2. The package structure as claimed in claim 1, wherein the circuit board is a two-layered or multi-layered circuit board.
3. The package structure as claimed in claim 1, wherein the material of the filling material is selected from the group consisting of organic dielectric material, liquid organic resin, and prepreg.
4. The package structure as claimed in claim 1, wherein the materials of the first conductive pads, the wire bonding pads and the second conductive pads are individually selected from the group consisting of copper, silver, gold, nickel/gold, nickel/palladium/gold, and the combination thereof.
5. The package structure as claimed in claim 1, wherein the material of the metal lines is gold.
6. The package structure as claimed in claim 1, further comprising an encapsulant to wrap the active surface of the chip, the metal lines, and the wire bonding pads of the circuit board.
7. The package structure as claimed in claim 6, wherein the material of the encapsulant is epoxy resin.
8. A stacked package module, comprising: a first package structure comprising a circuit board and a first chip, wherein the circuit board has a first surface, an opposite second surface, at least one through cavity penetrating the circuit board, a plurality of first conductive pads and a plurality of wire bonding pads disposed on the first surface, and a plurality of second conductive pads disposed on the second surface; the first chip is embedded in the through cavity of the circuit board; the gap between the through cavity of the circuit board and the first chip is filled with a filling material to fix the first chip; the first chip has an active surface with a plurality of electrode pads and an inactive surface; and the electrode pads electrically connect to the wire bonding pads of the circuit board by a plurality of metal lines; and
a second package structure comprising a second chip, wherein one surface of the second package structure has a plurality of second conductive pads, electrically connecting to the first conductive pads of the first package structure by a plurality of solder balls.
9. The stacked package module as claimed in claim 8, wherein the second package structure is the same as the first package structure.
10. The stacked package module as claimed in claim 8, wherein the second package structure is a flip chip package structure.
11. The stacked package module as claimed in claim 8, wherein the second package structure is a wire bond package structure.
12. The stacked package module as claimed in claim 8, further comprising an encapsulant to wrap the active surface of the first chip, the metal lines, and the wire bonding pads of the circuit board.
13. The stacked package module as claimed in claim 12, wherein the material of the encapsulant is epoxy resin.
14. The stacked package module as claimed in claim 8, wherein the circuit board is a two-layered or multi-layered circuit board.
15. The stacked package module as claimed in claim 8, wherein the material of the filling material is selected from the group consisting of organic dielectric material, liquid organic resin, and prepreg.
16. The stacked package module as claimed in claim 8, wherein the materials of the first conductive pads, the wire bonding pads and the second conductive pads are individually selected from the group consisting of copper, silver, gold, nickel/gold, nickel/palladium/gold, and the combination thereof.
17. The stacked package module as claimed in claim 8, wherein the material of the metal lines is gold.
US12/073,734 2007-03-16 2008-03-10 Package structure and stacked package module using the same Abandoned US20080224295A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW96109063A TW200839994A (en) 2007-03-16 2007-03-16 Packing structure and stacked structure using thereof
TW096109063 2007-03-16

Publications (1)

Publication Number Publication Date
US20080224295A1 true US20080224295A1 (en) 2008-09-18

Family

ID=39761827

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/073,734 Abandoned US20080224295A1 (en) 2007-03-16 2008-03-10 Package structure and stacked package module using the same

Country Status (2)

Country Link
US (1) US20080224295A1 (en)
TW (1) TW200839994A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011043849A1 (en) * 2009-10-09 2011-04-14 Ui Technologies, Inc. Space saving circuit board
US20150016049A1 (en) * 2012-03-20 2015-01-15 Lg Innotek Co., Ltd. Semiconductor memory card, printed circuit board for memory card and method of fabricating the same
US20190139920A1 (en) * 2017-11-07 2019-05-09 Samsung Electro-Mechanics Co., Ltd. Fan-out semiconductor package

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5696666A (en) * 1995-10-11 1997-12-09 Motorola, Inc. Low profile exposed die chip carrier package
US6790710B2 (en) * 2002-01-31 2004-09-14 Asat Limited Method of manufacturing an integrated circuit package
US20070085205A1 (en) * 2005-10-13 2007-04-19 Shang-Wei Chen Semiconductor device with electroless plating metal connecting layer and method for fabricating the same

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5696666A (en) * 1995-10-11 1997-12-09 Motorola, Inc. Low profile exposed die chip carrier package
US6790710B2 (en) * 2002-01-31 2004-09-14 Asat Limited Method of manufacturing an integrated circuit package
US20070085205A1 (en) * 2005-10-13 2007-04-19 Shang-Wei Chen Semiconductor device with electroless plating metal connecting layer and method for fabricating the same

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011043849A1 (en) * 2009-10-09 2011-04-14 Ui Technologies, Inc. Space saving circuit board
US20150016049A1 (en) * 2012-03-20 2015-01-15 Lg Innotek Co., Ltd. Semiconductor memory card, printed circuit board for memory card and method of fabricating the same
US9867288B2 (en) * 2012-03-20 2018-01-09 Lg Innotek Co., Ltd. Semiconductor memory card, printed circuit board for memory card and method of fabricating the same
US20190139920A1 (en) * 2017-11-07 2019-05-09 Samsung Electro-Mechanics Co., Ltd. Fan-out semiconductor package

Also Published As

Publication number Publication date
TW200839994A (en) 2008-10-01

Similar Documents

Publication Publication Date Title
US7968991B2 (en) Stacked package module and board having exposed ends
US7579690B2 (en) Semiconductor package structure
US9502335B2 (en) Package structure and method for fabricating the same
US7242081B1 (en) Stacked package structure
US9685429B2 (en) Stacked package-on-package memory devices
US8786070B2 (en) Microelectronic package with stacked microelectronic elements and method for manufacture thereof
US7706148B2 (en) Stack structure of circuit boards embedded with semiconductor chips
US10784206B2 (en) Semiconductor package
EP3147942B1 (en) Semiconductor package, semiconductor device using the same and manufacturing method thereof
TWI536523B (en) Integrated circuit packaging system with vertical interconnects and method of manufacture thereof
KR20150094135A (en) Semiconductor package and manufacturing the same
KR20100009941A (en) Semiconductor package having stepped molding compound with conductive via, method for formation of the same and stacked semiconductor package using the same
US8058723B2 (en) Package structure in which coreless substrate has direct electrical connections to semiconductor chip and manufacturing method thereof
US20200343163A1 (en) Semiconductor device with through-mold via
US20100123236A1 (en) Semiconductor package having adhesive layer and method of manufacturing the same
KR20020061812A (en) Ball grid array type multi chip package and stack package
US20080230886A1 (en) Stacked package module
US20170294407A1 (en) Passive element package and semiconductor module comprising the same
US8872318B2 (en) Through interposer wire bond using low CTE interposer with coarse slot apertures
US20080224295A1 (en) Package structure and stacked package module using the same
US7884465B2 (en) Semiconductor package with passive elements embedded within a semiconductor chip
US20070284717A1 (en) Device embedded with semiconductor chip and stack structure of the same
TWM521807U (en) Package structure and intermediate board thereof
JP2005057271A (en) Semiconductor chip package and stacked module having functional part and packaging part arranged horizontally on common plane
US20090039493A1 (en) Packaging substrate and application thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: PHOENIX PRECISION TECHNOLOGY CORPORATION, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIEN, CHUNG-CHENG;CHANG, CHIA-WEI;REEL/FRAME:020677/0454

Effective date: 20080303

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION