US20080197474A1 - Semiconductor device package with multi-chips and method of the same - Google Patents
Semiconductor device package with multi-chips and method of the same Download PDFInfo
- Publication number
- US20080197474A1 US20080197474A1 US11/707,042 US70704207A US2008197474A1 US 20080197474 A1 US20080197474 A1 US 20080197474A1 US 70704207 A US70704207 A US 70704207A US 2008197474 A1 US2008197474 A1 US 2008197474A1
- Authority
- US
- United States
- Prior art keywords
- die
- substrate
- contact pads
- bonding
- pads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
- H01L2224/29191—The principal constituent being an elastomer, e.g. silicones, isoprene, neoprene
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4901—Structure
- H01L2224/4903—Connectors having different sizes, e.g. different diameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4905—Shape
- H01L2224/49051—Connectors having different shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83194—Lateral distribution of the layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01059—Praseodymium [Pr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0133—Ternary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10161—Shape being a cuboid with a rectangular active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Definitions
- This invention relates to a structure of semiconductor device package, and more particularly to a structure of semiconductor device package with multi-chips and method of the same, the structure can reduce the package size and improve the yield and reliability.
- wafer level package includes decreasing the production cost, decreasing the effect caused by the parasitic capacitance and parasitic inductance by using the shorter conductive line path, acquiring better SNR (i.e. signal to noise ratio).
- Wafer level package is to be understood as meaning that the entire packaging and all the interconnections on the wafer as well as other processing steps are carried out before the singulation (dicing) into chips (dies).
- singulation singulation
- wafer level chip scale package is an advanced packaging technology, by which the die are manufactured and tested on the wafer, and then singulated by dicing for assembly in a surface-mount line. Because the wafer level package technique utilizes the whole wafer as one object, not utilizing a single chip or die, therefore, before performing a scribing process, packaging and testing has been accomplished; furthermore, WLP is such an advanced technique so that the process of wire bonding, die mount and under-fill can be omitted. By utilizing WLP technique, the cost and manufacturing time can be reduced, and the resulting structure of WLP can be equal to the die; therefore, this technique can meet the demands of miniaturization of electronic devices.
- WLCSP wafer level chip scale package
- WLCSP has an advantage of being able to print the redistribution circuit directly on the die by using the peripheral area of the die as the bonding points. It is achieved by redistributing an area array on the surface of the die, which can fully utilize the entire area of the die.
- the bonding points are located on the redistribution circuit by forming flip chip bumps so the bottom side of the die connects directly to the printed circuit board (PCB) with micro-spaced bonding points.
- WLCSP can greatly reduce the signal path distance, it is still very difficult to accommodate all the bonding points on the die surface as the integration of die and internal components gets higher.
- the pin count on the die increases as integration gets higher so the redistribution of pins in an area array is difficult to achieve.
- PCB printed circuit board
- WLP technique is an advanced packaging technology, by which the die are manufactured and tested on the wafer, and then the wafer is singulated by dicing for assembly in a surface-mount line. Because the wafer level package technique utilizes the whole wafer as one object, not utilizing a single chip or die, therefore, before performing a scribing process, packaging and testing has been accomplished; furthermore, WLP is such an advanced technique so that the process of wire bonding, die mount and under-fill can be omitted. By utilizing WLP technique, the cost and manufacturing time can be reduced, and the resulting structure of WLP can be equal to the die; therefore, this technique can meet the demands of miniaturization of electronic devices.
- the pads of the semiconductor die will be redistributed through redistribution processes involving a redistribution layer (RDL) into a plurality of metal pads in an area array type.
- RDL redistribution layer
- the build up layer will increase the size of the package. Therefore, the thickness of the package is increased. This may conflict with the demand of reducing the size of a chip.
- the prior art suffers complicated process to form the “Panel” type package. It needs the mold tool for encapsulation and the injection of mold material. It is unlikely to control the surface of die and compound at same level due to warp after heat curing the compound, the CMP process may be needed to polish the uneven surface. The cost is therefore increased.
- the present invention provides a new structure with multi-chips and method for a panel scale package (PSP) to overcome the above drawback.
- PSP panel scale package
- One objective of the present invention is to provide a structure of semiconductor device package and method of the same, which can provide a new structure of super thin package.
- Another objective of the present invention is to provide a structure of semiconductor device package and method of the same, which can allow a better reliability due to the substrate and the PCB have the same coefficient of thermal expansion (CTE).
- CTE coefficient of thermal expansion
- Still another objective of the present invention is to provide a structure of semiconductor device package and method of the same, which can provide a simple process for forming a semiconductor device package.
- Yet another objective of the present invention is to provide a structure of semiconductor device package and method of the same, which can lower cost and higher yield rate.
- Another objective of the present invention is to provide a structure of semiconductor device package and method of the same, which can provide a good solution for low pin count device.
- the present invention provides a structure of semiconductor device package comprising a substrate with at least a die receiving through hole, connecting through holes structure and first contact pads on an upper surface and second contact pads on a lower surface of the substrate; at least a first die having first bonding pads disposed within the die receiving through hole; a first adhesion material formed under the first die; a second adhesion material filled in the gap between the first die and sidewalls of the die receiving though hole of the substrate; a first bonding wire formed to couple to the first bonding pads and the first contact pads; at least a second die having second bonding pads disposed on the first die; a second bonding wire formed to couple to the second bonding pads and the first contact pads; a die attached tape formed under the second die; and a dielectric layer formed on the first and second bonding wire, the first and second die and the substrate.
- the present invention provides a method for forming a semiconductor device package comprising providing at least a substrate with a die receiving through hole, connecting through holes structure and first contact pads on an upper surface and second contact pads on a lower surface of the substrate; redistributing desired at least first die having first bonding pads on a die redistribution tool with desired pitch by a pick and place fine alignment system; bonding the substrate to the die redistribution tool; filling a first adhesion material on the back side of the die; filling a second adhesion material into the space between the die edge and the die receiving through hole of the substrate, it maybe fill the first and second adhesion materials at the same time by using the same materials; separating the “panel” (panel form means substrate with die and adhesion together) from the die redistribution tool; forming a first bonding wire to connect the first bonding pads and the first contact pads; placing at least a second die having second bonding pads on the first die; forming a second bonding wire to connect the second bonding pads and the first contact pads
- the present invention provides a method for forming a semiconductor device package comprising providing a substrate with at least a die receiving through hole, connecting through hole structure and first contact pads on an upper surface and second contact pads on a lower surface of the substrate; bonding the substrate to a die redistribution tool; redistributing desired at least first die having first bonding pads on the die redistribution tool with desired pitch into the die receiving through hole of the substrate by a pick and place fine alignment system; forming a first bonding wire to connect the first bonding pads and the first contact pads; placing at least a second die (with adhesion tape on the back side of die) having second bonding pads on the first die; forming a second bonding wire to couple the second bonding pads and the first contact pads; forming a dielectric layer on the active surface of the first and second die and upper surface of the substrate and the gap between the first die and sidewall of the die receiving through hole; separating the “panel” (panel form means substrate with the die and the adhesion material—in here is dielectric layer) from
- FIG. 1 illustrates is a cross-section diagram of a structure of semiconductor device package according to one embodiment of the present invention
- FIG. 2 a illustrates is a cross-section diagram of a structure of semiconductor device package according to another embodiment of the present invention
- FIG. 2 b illustrates is a cross-section diagram of a structure of semiconductor device package according to another embodiment of the present invention
- FIG. 3 illustrates is a cross-section diagram of a structure of semiconductor device package according to another embodiment of the present invention.
- FIG. 4 illustrates a bottom view diagram of a structure of semiconductor device package according to the present invention
- FIG. 5 illustrates a top view diagram of a structure of semiconductor device package according to one embodiment of the present invention
- FIG. 6 a - 6 d illustrate cross-section diagrams of a method of forming a semiconductor device package according to one embodiment of the present invention.
- FIG. 7 a - 7 g illustrate cross-section diagrams of a method of forming a semiconductor device package according to another embodiment of the present invention.
- FIG. 1 it is a cross-section diagram of a structure of semiconductor device package 100 according to one embodiment of the present invention.
- the package 100 comprises a substrate 102 , a first die 104 , a die receiving through hole 105 , a first adhesion material 106 , a second adhesion material 107 , first bonding pads 108 , a metal or conductive layer 110 , a first bonding wire 112 , first contact pads 113 , connecting through holes structure 114 , second contact pads 115 , a second die 122 , second bonding pads 126 , a die attached tape 124 , a second bonding wire 128 , a dielectric layer 118 and a plurality of conductive bumps 120 .
- the substrate 102 has a die receiving through hole 105 formed therein to receive a first die 104 .
- the die receiving through hole 105 is formed from the upper surface of the substrate 102 through the substrate 102 to the lower surface of the substrate 102 .
- the die receiving through hole 105 is pre-formed within the substrate 102 .
- the first adhesion material 106 is coated (taped) under the lower surface of the first die 104 , thereby sealing the first die 104 .
- the second adhesion material 107 is also refilled within the space between the edge of first die 104 and the sidewalls of the die receiving through holes 105 . It maybe uses the same material for both the first adhesion material 106 and the second adhesion material 107 .
- the substrate 102 further comprises the connecting through holes structure 114 formed therein.
- the first contact pads 113 and the second contact pads 115 are respectively formed on the upper surface and lower surface of the connecting through holes structure 114 and partial part of the upper surface and lower surface of the substrate 102 .
- the conductive material is re-filled into the connecting through holes structure 114 for electrical connection, it is pre-formed process once making the substrate 102 .
- a metal or conductive layer 110 is coated on the sidewall of the die receiving through hole 105 , that is to say, the metal layer 110 is formed between the first die 104 surrounding by the second adhesion material 107 and the substrate 102 . It can improve the adhesion strength between die edge and sidewall of the die receiving through hole 105 of the substrate 102 by using some particular adhesion materials, especially for the rubber type adhesion materials.
- the first die 104 is disposed within the die receiving through holes 105 on the substrate 102 .
- first bonding pads 108 are formed within the upper surface of the first die 104 .
- a first bonding wire 112 is formed to couple to the first bonding pads 108 and the first contact pads 113 .
- the present invention further comprises a second die 122 formed on a die attached tape 124 and then placed on the active surface of the first die 104 .
- the second die 122 is placed on the first die 104 to expose the first bonding pads 108 for electrical connection.
- the second die 122 has a plurality of second bonding pads 126 formed on the upper surface of the second die 122 .
- a second bonding wire 128 is formed to couple to the second bonding pads 126 and the first contact pads 113 .
- a dielectric layer 118 is formed to cover the first bonding wire 112 , the second bonding wire 128 , the upper surface of the first die 104 and the second die 122 and the substrate 102 .
- a plurality of conductive bumps 120 are formed and coupled to the second contact pads 115 by printing the solder paste on the surface, followed by performing re-flow process to reflow the solder paste. Accordingly, the first die 104 and the second die 122 can be electrically connected with the conductive bumps 120 via the through holes structure 114 , the first bonding wire 112 and the second bonding wire 128 .
- the dielectric layer 118 is employed to prevent the package from external force that may causes damage to the package.
- the metal layer 110 and the second adhesion material 107 act as buffer areas that absorb the thermal mechanical stress between the first die 104 and substrate 102 during temperature cycling due to the second adhesion material 107 has elastic property.
- the aforementioned structure constructs LGA type package (peripheral type).
- the material of the substrate 102 includes epoxy type FR5, FR4 or BT (Bismaleimide triazine epoxy).
- the material of the substrate 102 also can be metal, alloy, glass, silicon, ceramic or print circuit board (PCB).
- the alloy further includes alloy 42 (42% Ni-58% Fe) or Kovar (29% Ni-17% Co-54% Fe).
- the alloy metal is preferably composed by alloy 42 that is a nickel iron alloy whose coefficient of expansion makes it suitable for joining to silicon chips in miniature electronic circuits and consists of nickel 42% and ferrous (iron) 58%.
- the alloy metal also can be composed by Kovar which consists of nickel 29%, cobalt 17% and ferrous (iron) 54%.
- the material of the substrate 102 is organic substrate likes epoxy type FR5, BT, PCB with defined through holes or Cu metal with pre etching circuit.
- the coefficient of thermal expansion (CTE) is the same as the one of the mother board (PCB), and then the present invention can provide a better reliability structure due to the CTE of the substrate 102 is matching with the CTE of the PCB (or mother board) accordingly.
- the organic substrate with high Glass transition temperature (Tg) are epoxy type FR5 or BT (Bismaleimide triazine) type substrate.
- the Cu metal (CTE around 16 ) can be used also.
- the glass, ceramic, silicon can be used as the substrate.
- the second adhesion material 107 is formed of silicone rubber elastic materials.
- the material of the first adhesion material 106 and the second adhesion material 107 include ultraviolet (UV) curing type and thermal curing type material, epoxy or rubber type material.
- the first adhesion material 106 also can be included the metal material.
- the material of the dielectric layer 118 includes liquid compound, resin, silicone rubber and also can be benzocyclobutene (BCB), Siloxane polymer (SINR) or polyimide (PI).
- the material of the die attached tape 124 includes, but not limiting to, elastic material.
- the die attached tape 124 has space balls inside which acts as buffer area that absorbs the thermal mechanical stress between the first die 104 and the second die 122 during temperature cycling and UV curing.
- FIG. 2 a it is a cross-section diagram of a structure of semiconductor device package 200 according to another embodiment of the present invention.
- the substrate 202 comprises the connecting through holes structure 214 formed on four sides of the substrate 202 , that is to say, the connecting through holes structure 214 is respectively formed on both lateral sides of the substrate 202 (maybe four end sides).
- the first contact pads 213 and the second contact pads 215 are respectively formed on the upper surface and lower surface of the connecting through holes structure 214 and partial part of the upper surface and lower surface of the substrate 202 .
- the conductive material is re-filled into the connecting through holes structure 214 for electrical connection.
- the package structure 200 comprises a second die 222 having a plurality of second bonding pads 226 formed on the upper surface of the second die 222 .
- the second die 222 is formed on a die attached tape 224 , followed by placing the second die 222 on the active surface of the first die 204 .
- the second die 222 is placed on the first die 204 to expose the first bonding pads 208 for electrical connection.
- a second bonding wire 218 is formed to couple the second bonding pads 226 and the first contact pads 213 .
- a plurality of conductive bumps 220 are coupled to the second contact pads 215 .
- first bonding pads 208 formed within the first die 204 and the second bonding pads 226 formed within the second die 222 can be electrically connected with the conductive bumps 220 by the connecting through holes structure 214 , the first bonding wire 212 and the second bonding wire 228 .
- a metal or conductive layer 210 is coated on the sidewall of the die receiving through hole 205 , namely, the metal layer 210 is formed between the first die 204 surrounding by the second adhesion material 207 and the substrate 202 .
- various elements in the package 200 are similar to the elements in the package 100 , as shown in FIG. 1 and 2 , and therefore, the detailed description is omitted.
- FIG. 2 b illustrates is a cross-section diagram of a structure of semiconductor device package 200 according to the present invention.
- the first contact pads 213 are formed over the connecting through holes structure 214 .
- the connecting through holes structure 214 is located in the scribe line 230 .
- each package has half through holes structure 214 after sawed. It can improve the solder join quality during SMT process and also can reduce the foot print.
- the structure of half through holes structure 214 can be formed on the sidewall of the die receiving through hole 205 (does not show on the drawing), it can replace the conductive layer 210 .
- the above through holes structure 214 is also called the connecting trench.
- FIG. 3 it is a cross-section diagram of a structure of semiconductor device package 200 according to the present invention.
- a package structure 200 can be formed without the conductive bumps 220 on the second terminal pads 215 .
- the other parts are similar to FIG. 1 , therefore, the detailed description is omitted.
- the thickness a from the surface of the layer 118 to the upper surface of the substrate 102 is approximately 118-218 ⁇ m.
- the thickness b from the upper surface of the substrate 102 is approximately 100-150 ⁇ m.
- the present invention can offer a super thin structure having a thickness less than 500 ⁇ m, and the package size is approximately around the die size plus 0.5 mm to 1 mm per side to form a chip scale package (CSP) by using the conventional process of print circuit board.
- CSP chip scale package
- FIG. 4 it illustrates a bottom view diagram of a structure of semiconductor device package 100 according to the present invention.
- the back side of the package 100 includes the substrate 102 (solder mask layer is not showed on the drawing) and the second adhesion layer 107 formed therein and surrounded by a plurality of second contact pads 115 .
- the package 100 comprises a metal layer 150 sputtering or electroplating on back side of the first die 104 to replace the first adhesion material 106 , it maybe enhance the thermal conductivity, as shown in the external dotted area.
- the internal dotted area is an indicated area as the area of the second die 122 .
- the metal layer 150 can be solder join with printed circuit board (PCB) by solder paste, it can exhaust the heat (generate by die) through the copper metal of print circuit board.
- PCB printed circuit board
- FIG. 5 it illustrates a top view diagram of a structure of semiconductor device package 100 according to the present invention.
- the top side of package 100 includes the substrate 102 , a first die 104 formed on the first adhesion material 106 .
- a plurality of first contact pads 113 are formed surrounding around the edge areas of the substrate 102 .
- the first bonding wire 112 is formed to couple the first bonding pads 108 and the first contact pads 113 .
- a second die 122 is formed on the first die 104 to expose the first bonding pads 108 .
- the second bonding wire 128 couples to the second bonding pads 126 and the first contact pads 113 . It is noted that the bonding wire 112 and the second bonding wire 128 are invisible after the formation of the dielectric layer 118 .
- the package 100 can be applied to higher pin counts.
- the embodiment is similar to FIG. 5 , therefore, the detailed description is omitted. Accordingly, the peripheral type of the present invention can provide a good solution for low pin count device.
- the present invention further provides a method for forming a semiconductor device package 100 with multi-chips, such as the first die 104 and the second die 122 .
- a method for forming a semiconductor device package 100 with multi-chips such as the first die 104 and the second die 122 .
- FIG. 6 a - 6 d they illustrate a cross-section diagrams of a method of forming a semiconductor device package 100 .
- the steps are as follows and the following steps also can be referred to FIG. 7 a - 7 f due to they are similar.
- the substrate 102 with the die receiving through holes 105 , connecting through holes structure 114 and the first contact pads 113 on an upper surface and the second contact pads 115 on a lower surface of the substrate 102 is provided, wherein the die receiving through holes 105 and the connecting through holes structure 114 and the first contact pads 113 and the second contact pads 115 are preformed within the substrate 102 , as shown in FIG. 6 a.
- the desired first die 104 having first bonding pads 108 are redistributed on a die redistribution tool 300 with desired pitch by a pick and place fine alignment system, as shown in FIG. 6 b.
- the substrate 102 is bonding to the die redistribution tool 300 , that is to say, the active surface of the die 104 is sticking on the die redistribution tool 300 printed by patterned glues (not shown).
- the first and second adhesion material 106 and 107 are cured, in this application, it maybe the same materials for the first adhesion material 106 and the second adhesion material 107 .
- the package structure is separated from the die redistribution tool 300 .
- the first bonding wire 112 is formed to connect the first bonding pads 108 to the first contact pads 113 , as shown in FIG. 6 c.
- a second die 204 is formed on the die attached tape 214 and followed by placing the die 204 on the first die 202 .
- the second die 204 does not cover the first bonding pads 108 , so that the first bonding pads 108 are exposed for electrical connection.
- the second die 202 has the second bonding pads 126 formed thereon.
- the second bonding wire 128 is coupled the second bonding pads 126 and the first contact pads 113 .
- the dielectric layer 118 is coated (or molding or printing or dispensing) and cured on the active surface of the first die 104 , the second die 122 and upper surface of the substrate 102 in order to protect the first bonding wire 112 , the first die 104 , the second bonding wire 128 , the second die 122 and the substrate 102 , as shown in FIG. 6d .
- the terminal contact pads are formed on the second contact pads 115 by printing the solder paste (or ball).
- the plurality of conductive bumps 120 are formed by an IR reflow method and coupled to the second contact pads 115 .
- the package structure is mounting on a tape 302 for die singulation.
- a metal or conductive layer 110 is formed on the sidewall of die receiving through hole 105 of the substrate 102 , the metal is pre-formed during the manufacture of the substrate.
- a metal film (or layer) can be sputtered or plated on the back side of the first die 104 as the first adhesion material 106 for better thermal management inquiry.
- the present invention also provides another method for forming a semiconductor device package 200 with the die receiving through holes 205 and the connecting through holes structure 214 .
- FIG. 7 a - 7 h they illustrate cross-section diagrams of a method of forming a semiconductor device package 200 according to the present invention
- the steps of forming the package 200 comprises providing a substrate 202 with die receiving through holes 205 , connecting through holes structure 215 and the first contact pads 213 on an upper surface and a second contact pads 215 on a lower surface of the substrate 202 .
- the substrate 202 is bonding to a die redistribution tool 300 , as shown in FIG. 7 a.
- the active surface (for solder join) of the substrate 202 is sticking on the die redistribution tool 300 printed by patterned glues (not shown).
- the desired first die 204 has first bonding pads 208 formed on the upper surface of the first die 204 , and the first adhesion material 206 (optional—it maybe the adhesion tape) is formed on the back side of the first die 204 , as shown in FIG. 7 b.
- the first die 204 is redistributed on the die redistribution tool 300 with desired pitch by a pick and place fine alignment system.
- the first bonding wire 212 is formed to connect the first bonding pads 208 to the first contact pads 213 , as shown in FIG. 7 c.
- the second die 222 is formed on the die attached tape 224 and then formed on the first die 204 to expose the first bonding pads 208 , as shown in FIG. 7 d.
- the second die 222 has the second bonding pads 226 formed within the second die 222 .
- the first adhesion material 206 and the die attached tape 224 are cured.
- the second bonding wire 228 is formed to couple the second bonding pads 226 and the first contact pads 213 , as shown in FIG. 7 e.
- the dielectric layer 218 is formed on the active surface of the first die 204 , the second die 222 and upper surface of the substrate 202 to fully cover the first bonding wire 212 and the second bonding wire 228 and fill into the gap between die edge and sidewall of die receiving through hole 205 as second adhesion material 207 , as shown in FIG. 7 f, and then the dielectric layer 218 is cured.
- the back side of the substrate 202 and the first adhesion material 206 are cleaned, as shown in FIG. 7 g.
- the terminal contact pads are formed on the second contact pads 215 by printing the solder paste (or ball).
- the plurality of conductive bumps 220 are formed and coupled to the second contact pads 215 . Subsequently, the package structure 200 is mounted on a tape 302 for die singulation.
- a conventional sawing blade 232 is used during the singulation process.
- the blade 232 is aligned to the scribe line 230 to separate the dice into individual die during the singulation process, as shown in FIG. 7 h.
- a metal or conductive layer 210 is formed on the sidewall of die receiving through hole 205 of the substrate 202 , it is pre-formed as mentioned above.
- Another process is used to form the first adhesion material 206 by using the steps including seed metal sputtering, patterning, electro-plating (Cu), PR stripping, metal wet etching etc. to achieve the metal layer 150 .
- the step of forming the conductive bumps 120 and 220 are performed by an infrared (IR) reflow method.
- IR infrared
- the present invention provides a structure of semiconductor device with the die receiving through hole and the connecting through holes structure, that provides a structure of super thin package which the thickness is less than 500 ⁇ m and the package size is slight large than the die size. Further, the present invention provides a good solution for low pin count device due to the peripheral type format.
- the present invention provides a simple method for forming a semiconductor device package which can improve the reliability and yield.
- the present invention further provides a new structure that has multi-chips, and therefore can also minimize the size of chip scale package structure and lower costs due to the lower cost material and the simple process. Therefore, the super thin chip scale package structure and method of the same disclosed by the present invention can provide unexpected effect than prior art, and solve the problems of prior art.
- the method may apply to wafer or panel industry and also can be applied and modified to other related applications.
Abstract
The present invention provides a semiconductor device package with the multi-chips comprising a substrate with at least a die receiving through hole, connecting through holes structure and first contact pads on an upper surface and second contact pads on a lower surface of the substrate. At least a first die having first bonding pads is disposed within the die receiving through hole. A first adhesion material is formed under the die and a second adhesion material is filled in the gap between the die and sidewall of the die receiving though hole of the substrate. Then, a first bonding wire is formed to couple the first bonding pads and the first contact pads. Further, at least a second die having second bonding pads is placed on the first die. A second bonding wire is formed to couple to the second bonding pads and the first contact pads. A dielectric layer is formed on the first and second bonding wire, the first and second die and the substrate.
Description
- 1. Field of the Invention
- This invention relates to a structure of semiconductor device package, and more particularly to a structure of semiconductor device package with multi-chips and method of the same, the structure can reduce the package size and improve the yield and reliability.
- 2. Description of the Prior Art
- In recent years, the high-technology electronics manufacturing industries launch more feature-packed and humanized electronic products. Rapid development of semiconductor technology has led to rapid progress of a reduction in size of semiconductor packages, the adoption of multi-pin, the adoption of fine pitch, the minimization of electronic components and the like. The purposes and the advantages of wafer level package includes decreasing the production cost, decreasing the effect caused by the parasitic capacitance and parasitic inductance by using the shorter conductive line path, acquiring better SNR (i.e. signal to noise ratio).
- Because conventional package technologies have to divide a dice on a wafer into respective dies and then package the die respectively, therefore, these techniques are time consuming for manufacturing process. Since the chip package technique is highly influenced by the development of integrated circuits, therefore, as the size of electronics has become demanding, so does the package technique. For the reasons mentioned above, the trend of package technique is toward ball grid array (BGA), flip chip ball grid array (FC-BGA), chip scale package (CSP), Wafer level package (WLP) today. “Wafer level package” is to be understood as meaning that the entire packaging and all the interconnections on the wafer as well as other processing steps are carried out before the singulation (dicing) into chips (dies). Generally, after completion of all assembling processes or packaging processes, individual semiconductor packages are separated from a wafer having a plurality of semiconductor dies. The wafer level package has extremely small dimensions combined with extremely good electrical properties.
- In the manufacturing method, wafer level chip scale package (WLCSP) is an advanced packaging technology, by which the die are manufactured and tested on the wafer, and then singulated by dicing for assembly in a surface-mount line. Because the wafer level package technique utilizes the whole wafer as one object, not utilizing a single chip or die, therefore, before performing a scribing process, packaging and testing has been accomplished; furthermore, WLP is such an advanced technique so that the process of wire bonding, die mount and under-fill can be omitted. By utilizing WLP technique, the cost and manufacturing time can be reduced, and the resulting structure of WLP can be equal to the die; therefore, this technique can meet the demands of miniaturization of electronic devices. Further, WLCSP has an advantage of being able to print the redistribution circuit directly on the die by using the peripheral area of the die as the bonding points. It is achieved by redistributing an area array on the surface of the die, which can fully utilize the entire area of the die. The bonding points are located on the redistribution circuit by forming flip chip bumps so the bottom side of the die connects directly to the printed circuit board (PCB) with micro-spaced bonding points.
- Although WLCSP can greatly reduce the signal path distance, it is still very difficult to accommodate all the bonding points on the die surface as the integration of die and internal components gets higher. The pin count on the die increases as integration gets higher so the redistribution of pins in an area array is difficult to achieve. Even if the redistribution of pins is successful, the distance between pins will be too small to meet the pitch of a printed circuit board (PCB). That is to say, such process and structure of prior art will suffer yield and reliability issues owing to the huge size of package. The further disadvantage of former method are higher costs and time-consuming for manufacture.
- WLP technique is an advanced packaging technology, by which the die are manufactured and tested on the wafer, and then the wafer is singulated by dicing for assembly in a surface-mount line. Because the wafer level package technique utilizes the whole wafer as one object, not utilizing a single chip or die, therefore, before performing a scribing process, packaging and testing has been accomplished; furthermore, WLP is such an advanced technique so that the process of wire bonding, die mount and under-fill can be omitted. By utilizing WLP technique, the cost and manufacturing time can be reduced, and the resulting structure of WLP can be equal to the die; therefore, this technique can meet the demands of miniaturization of electronic devices.
- Though the advantages of WLP technique mentioned above, some issues still exist influencing the acceptance of WLP technique. For instance, the coefficient of thermal expansion (CTE) difference (mismatching) between the materials of a structure of WLP and the mother board (PCB) becomes another critical factor to mechanical instability of the structure. A package scheme disclosed by U.S. Pat. No. 6,271,469 suffers the CTE mismatching issue. It is because the prior art uses silicon die encapsulated by molding compound. As known, the CTE of silicon material is 2.3, but the CTE of molding compound is around 20-80. The arrangement causes chip location be shifted during process due to the curing temperature of compound and dielectric layers materials are higher and the inter-connecting pads will be shifted that will causes yield and performance problem. It is difficult to return the original location during temperature cycling (it caused by the epoxy resin property if the curing Temp near/over the Tg). It means that the prior structure package can not be processed by large size, and it causes higher manufacturing cost.
- Further, some technical involves the usage of die that directly formed on the upper surface of the substrate. As known, the pads of the semiconductor die will be redistributed through redistribution processes involving a redistribution layer (RDL) into a plurality of metal pads in an area array type. The build up layer will increase the size of the package. Therefore, the thickness of the package is increased. This may conflict with the demand of reducing the size of a chip.
- Moreover, the prior art suffers complicated process to form the “Panel” type package. It needs the mold tool for encapsulation and the injection of mold material. It is unlikely to control the surface of die and compound at same level due to warp after heat curing the compound, the CMP process may be needed to polish the uneven surface. The cost is therefore increased.
- In view of the aforementioned, the present invention provides a new structure with multi-chips and method for a panel scale package (PSP) to overcome the above drawback.
- The present invention will descript some preferred embodiments. However, it is appreciated that the present invention can extensively perform in other embodiments except for these detailed descriptions. The scope of the present invention is not limited to these embodiments and should be accorded the following claims.
- One objective of the present invention is to provide a structure of semiconductor device package and method of the same, which can provide a new structure of super thin package.
- Another objective of the present invention is to provide a structure of semiconductor device package and method of the same, which can allow a better reliability due to the substrate and the PCB have the same coefficient of thermal expansion (CTE).
- Still another objective of the present invention is to provide a structure of semiconductor device package and method of the same, which can provide a simple process for forming a semiconductor device package.
- Yet another objective of the present invention is to provide a structure of semiconductor device package and method of the same, which can lower cost and higher yield rate.
- Another objective of the present invention is to provide a structure of semiconductor device package and method of the same, which can provide a good solution for low pin count device.
- The present invention provides a structure of semiconductor device package comprising a substrate with at least a die receiving through hole, connecting through holes structure and first contact pads on an upper surface and second contact pads on a lower surface of the substrate; at least a first die having first bonding pads disposed within the die receiving through hole; a first adhesion material formed under the first die; a second adhesion material filled in the gap between the first die and sidewalls of the die receiving though hole of the substrate; a first bonding wire formed to couple to the first bonding pads and the first contact pads; at least a second die having second bonding pads disposed on the first die; a second bonding wire formed to couple to the second bonding pads and the first contact pads; a die attached tape formed under the second die; and a dielectric layer formed on the first and second bonding wire, the first and second die and the substrate.
- The present invention provides a method for forming a semiconductor device package comprising providing at least a substrate with a die receiving through hole, connecting through holes structure and first contact pads on an upper surface and second contact pads on a lower surface of the substrate; redistributing desired at least first die having first bonding pads on a die redistribution tool with desired pitch by a pick and place fine alignment system; bonding the substrate to the die redistribution tool; filling a first adhesion material on the back side of the die; filling a second adhesion material into the space between the die edge and the die receiving through hole of the substrate, it maybe fill the first and second adhesion materials at the same time by using the same materials; separating the “panel” (panel form means substrate with die and adhesion together) from the die redistribution tool; forming a first bonding wire to connect the first bonding pads and the first contact pads; placing at least a second die having second bonding pads on the first die; forming a second bonding wire to connect the second bonding pads and the first contact pads; forming second bonding wire to connect the bonding pads to the second contact pads; printing or molding or dispensing a dielectric layer on the active surface of the first die and upper surface of the substrate; and mounting the package structure (in panel form) on a tape to saw into individual die for singulation.
- The present invention provides a method for forming a semiconductor device package comprising providing a substrate with at least a die receiving through hole, connecting through hole structure and first contact pads on an upper surface and second contact pads on a lower surface of the substrate; bonding the substrate to a die redistribution tool; redistributing desired at least first die having first bonding pads on the die redistribution tool with desired pitch into the die receiving through hole of the substrate by a pick and place fine alignment system; forming a first bonding wire to connect the first bonding pads and the first contact pads; placing at least a second die (with adhesion tape on the back side of die) having second bonding pads on the first die; forming a second bonding wire to couple the second bonding pads and the first contact pads; forming a dielectric layer on the active surface of the first and second die and upper surface of the substrate and the gap between the first die and sidewall of the die receiving through hole; separating the “panel” (panel form means substrate with the die and the adhesion material—in here is dielectric layer) from the die redistribution tool; and mounting the package structure (in panel form) on a tape to saw into individual die for singulation.
- The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, taken in conjunction with the accompanying drawings, wherein:
-
FIG. 1 illustrates is a cross-section diagram of a structure of semiconductor device package according to one embodiment of the present invention; -
FIG. 2 a illustrates is a cross-section diagram of a structure of semiconductor device package according to another embodiment of the present invention; -
FIG. 2 b illustrates is a cross-section diagram of a structure of semiconductor device package according to another embodiment of the present invention; -
FIG. 3 illustrates is a cross-section diagram of a structure of semiconductor device package according to another embodiment of the present invention; -
FIG. 4 illustrates a bottom view diagram of a structure of semiconductor device package according to the present invention; -
FIG. 5 illustrates a top view diagram of a structure of semiconductor device package according to one embodiment of the present invention; -
FIG. 6 a-6 d illustrate cross-section diagrams of a method of forming a semiconductor device package according to one embodiment of the present invention; and -
FIG. 7 a-7 g illustrate cross-section diagrams of a method of forming a semiconductor device package according to another embodiment of the present invention. - In the following description, numerous specific details are provided in order to give a through understanding of embodiments of the invention. Referring now to the following description wherein the description is for the purpose of illustrating the preferred embodiments of the present invention only, and not for the purpose of limiting the same. One skilled in the relevant art will recognize, however, that the invention may be practiced without one or more of the specific details, or with other methods, components, materials, etc.
- Referring to
FIG. 1 , it is a cross-section diagram of a structure ofsemiconductor device package 100 according to one embodiment of the present invention. Thepackage 100 comprises asubstrate 102, afirst die 104, a die receiving throughhole 105, afirst adhesion material 106, asecond adhesion material 107,first bonding pads 108, a metal orconductive layer 110, afirst bonding wire 112,first contact pads 113, connecting throughholes structure 114,second contact pads 115, asecond die 122,second bonding pads 126, a die attachedtape 124, asecond bonding wire 128, adielectric layer 118 and a plurality ofconductive bumps 120. - In
FIG. 1 , thesubstrate 102 has a die receiving throughhole 105 formed therein to receive afirst die 104. The die receiving throughhole 105 is formed from the upper surface of thesubstrate 102 through thesubstrate 102 to the lower surface of thesubstrate 102. The die receiving throughhole 105 is pre-formed within thesubstrate 102. Thefirst adhesion material 106 is coated (taped) under the lower surface of thefirst die 104, thereby sealing thefirst die 104. Thesecond adhesion material 107 is also refilled within the space between the edge offirst die 104 and the sidewalls of the die receiving throughholes 105. It maybe uses the same material for both thefirst adhesion material 106 and thesecond adhesion material 107. - The
substrate 102 further comprises the connecting throughholes structure 114 formed therein. Thefirst contact pads 113 and the second contact pads 115 (for organic substrate) are respectively formed on the upper surface and lower surface of the connecting throughholes structure 114 and partial part of the upper surface and lower surface of thesubstrate 102. The conductive material is re-filled into the connecting throughholes structure 114 for electrical connection, it is pre-formed process once making thesubstrate 102. - Optional, a metal or
conductive layer 110 is coated on the sidewall of the die receiving throughhole 105, that is to say, themetal layer 110 is formed between thefirst die 104 surrounding by thesecond adhesion material 107 and thesubstrate 102. It can improve the adhesion strength between die edge and sidewall of the die receiving throughhole 105 of thesubstrate 102 by using some particular adhesion materials, especially for the rubber type adhesion materials. - The
first die 104 is disposed within the die receiving throughholes 105 on thesubstrate 102. As know,first bonding pads 108 are formed within the upper surface of thefirst die 104. Afirst bonding wire 112 is formed to couple to thefirst bonding pads 108 and thefirst contact pads 113. - The present invention further comprises a
second die 122 formed on a die attachedtape 124 and then placed on the active surface of thefirst die 104. In other words, thesecond die 122 is placed on thefirst die 104 to expose thefirst bonding pads 108 for electrical connection. Thesecond die 122 has a plurality ofsecond bonding pads 126 formed on the upper surface of thesecond die 122. Asecond bonding wire 128 is formed to couple to thesecond bonding pads 126 and thefirst contact pads 113. Next, adielectric layer 118 is formed to cover thefirst bonding wire 112, thesecond bonding wire 128, the upper surface of thefirst die 104 and thesecond die 122 and thesubstrate 102. - Then, a plurality of
conductive bumps 120 are formed and coupled to thesecond contact pads 115 by printing the solder paste on the surface, followed by performing re-flow process to reflow the solder paste. Accordingly, thefirst die 104 and thesecond die 122 can be electrically connected with theconductive bumps 120 via the throughholes structure 114, thefirst bonding wire 112 and thesecond bonding wire 128. - The
dielectric layer 118 is employed to prevent the package from external force that may causes damage to the package. Themetal layer 110 and thesecond adhesion material 107 act as buffer areas that absorb the thermal mechanical stress between thefirst die 104 andsubstrate 102 during temperature cycling due to thesecond adhesion material 107 has elastic property. The aforementioned structure constructs LGA type package (peripheral type). - In one embodiment, the material of the
substrate 102 includes epoxy type FR5, FR4 or BT (Bismaleimide triazine epoxy). The material of thesubstrate 102 also can be metal, alloy, glass, silicon, ceramic or print circuit board (PCB). The alloy further includes alloy 42 (42% Ni-58% Fe) or Kovar (29% Ni-17% Co-54% Fe). Further, the alloy metal is preferably composed by alloy 42 that is a nickel iron alloy whose coefficient of expansion makes it suitable for joining to silicon chips in miniature electronic circuits and consists of nickel 42% and ferrous (iron) 58%. The alloy metal also can be composed by Kovar which consists of nickel 29%, cobalt 17% and ferrous (iron) 54%. - Preferably, the material of the
substrate 102 is organic substrate likes epoxy type FR5, BT, PCB with defined through holes or Cu metal with pre etching circuit. Preferably, the coefficient of thermal expansion (CTE) is the same as the one of the mother board (PCB), and then the present invention can provide a better reliability structure due to the CTE of thesubstrate 102 is matching with the CTE of the PCB (or mother board) accordingly. Preferably, the organic substrate with high Glass transition temperature (Tg) are epoxy type FR5 or BT (Bismaleimide triazine) type substrate. The Cu metal (CTE around 16) can be used also. The glass, ceramic, silicon can be used as the substrate. Thesecond adhesion material 107 is formed of silicone rubber elastic materials. - In one embodiment, the material of the
first adhesion material 106 and thesecond adhesion material 107 include ultraviolet (UV) curing type and thermal curing type material, epoxy or rubber type material. Thefirst adhesion material 106 also can be included the metal material. Further, the material of thedielectric layer 118 includes liquid compound, resin, silicone rubber and also can be benzocyclobutene (BCB), Siloxane polymer (SINR) or polyimide (PI). - In one embodiment, the material of the die attached
tape 124 includes, but not limiting to, elastic material. The die attachedtape 124 has space balls inside which acts as buffer area that absorbs the thermal mechanical stress between thefirst die 104 and thesecond die 122 during temperature cycling and UV curing. - Referring to
FIG. 2 a, it is a cross-section diagram of a structure ofsemiconductor device package 200 according to another embodiment of the present invention. Thesubstrate 202 comprises the connecting throughholes structure 214 formed on four sides of thesubstrate 202, that is to say, the connecting throughholes structure 214 is respectively formed on both lateral sides of the substrate 202 (maybe four end sides). Thefirst contact pads 213 and thesecond contact pads 215 are respectively formed on the upper surface and lower surface of the connecting throughholes structure 214 and partial part of the upper surface and lower surface of thesubstrate 202. The conductive material is re-filled into the connecting throughholes structure 214 for electrical connection. - Further, the
package structure 200 comprises asecond die 222 having a plurality ofsecond bonding pads 226 formed on the upper surface of thesecond die 222. Thesecond die 222 is formed on a die attachedtape 224, followed by placing thesecond die 222 on the active surface of thefirst die 204. In other words, thesecond die 222 is placed on thefirst die 204 to expose thefirst bonding pads 208 for electrical connection. Asecond bonding wire 218 is formed to couple thesecond bonding pads 226 and thefirst contact pads 213. Then, a plurality ofconductive bumps 220 are coupled to thesecond contact pads 215. Accordingly, thefirst bonding pads 208 formed within thefirst die 204 and thesecond bonding pads 226 formed within thesecond die 222 can be electrically connected with theconductive bumps 220 by the connecting throughholes structure 214, thefirst bonding wire 212 and thesecond bonding wire 228. - Optionally, a metal or
conductive layer 210 is coated on the sidewall of the die receiving throughhole 205, namely, themetal layer 210 is formed between thefirst die 204 surrounding by thesecond adhesion material 207 and thesubstrate 202. - Further, various elements in the
package 200 are similar to the elements in thepackage 100, as shown inFIG. 1 and 2 , and therefore, the detailed description is omitted. - In
FIG. 2 b, illustrates is a cross-section diagram of a structure ofsemiconductor device package 200 according to the present invention. Thefirst contact pads 213 are formed over the connecting throughholes structure 214. The connecting throughholes structure 214 is located in thescribe line 230. In other words, each package has half throughholes structure 214 after sawed. It can improve the solder join quality during SMT process and also can reduce the foot print. Similarly, the structure of half throughholes structure 214 can be formed on the sidewall of the die receiving through hole 205 (does not show on the drawing), it can replace theconductive layer 210. Optionally, the above throughholes structure 214 is also called the connecting trench. - Referring to
FIG. 3 , it is a cross-section diagram of a structure ofsemiconductor device package 200 according to the present invention. An alternative embodiment can be seen inFIG. 3 , apackage structure 200 can be formed without theconductive bumps 220 on the secondterminal pads 215. The other parts are similar toFIG. 1 , therefore, the detailed description is omitted. - Preferably, the thickness a from the surface of the
layer 118 to the upper surface of thesubstrate 102 is approximately 118-218 μm. The thickness b from the upper surface of thesubstrate 102 is approximately 100-150 μm. Accordingly, the present invention can offer a super thin structure having a thickness less than 500 μm, and the package size is approximately around the die size plus 0.5 mm to 1 mm per side to form a chip scale package (CSP) by using the conventional process of print circuit board. - Referring to
FIG. 4 , it illustrates a bottom view diagram of a structure ofsemiconductor device package 100 according to the present invention. The back side of thepackage 100 includes the substrate 102 (solder mask layer is not showed on the drawing) and thesecond adhesion layer 107 formed therein and surrounded by a plurality ofsecond contact pads 115. Thepackage 100 comprises ametal layer 150 sputtering or electroplating on back side of thefirst die 104 to replace thefirst adhesion material 106, it maybe enhance the thermal conductivity, as shown in the external dotted area. The internal dotted area is an indicated area as the area of thesecond die 122. Themetal layer 150 can be solder join with printed circuit board (PCB) by solder paste, it can exhaust the heat (generate by die) through the copper metal of print circuit board. - Referring to
FIG. 5 , it illustrates a top view diagram of a structure ofsemiconductor device package 100 according to the present invention. The top side ofpackage 100 includes thesubstrate 102, afirst die 104 formed on thefirst adhesion material 106. A plurality offirst contact pads 113 are formed surrounding around the edge areas of thesubstrate 102. Thefirst bonding wire 112 is formed to couple thefirst bonding pads 108 and thefirst contact pads 113. Further, asecond die 122 is formed on thefirst die 104 to expose thefirst bonding pads 108. Thesecond bonding wire 128 couples to thesecond bonding pads 126 and thefirst contact pads 113. It is noted that thebonding wire 112 and thesecond bonding wire 128 are invisible after the formation of thedielectric layer 118. - Otherwise, the
package 100 can be applied to higher pin counts. The embodiment is similar toFIG. 5 , therefore, the detailed description is omitted. Accordingly, the peripheral type of the present invention can provide a good solution for low pin count device. - According to the aspect of the present invention, the present invention further provides a method for forming a
semiconductor device package 100 with multi-chips, such as thefirst die 104 and thesecond die 122. Refer toFIG. 6 a-6 d, they illustrate a cross-section diagrams of a method of forming asemiconductor device package 100. The steps are as follows and the following steps also can be referred toFIG. 7 a-7 f due to they are similar. - First, the
substrate 102 with the die receiving throughholes 105, connecting throughholes structure 114 and thefirst contact pads 113 on an upper surface and thesecond contact pads 115 on a lower surface of thesubstrate 102 is provided, wherein the die receiving throughholes 105 and the connecting throughholes structure 114 and thefirst contact pads 113 and thesecond contact pads 115 are preformed within thesubstrate 102, as shown inFIG. 6 a. The desired first die 104 havingfirst bonding pads 108 are redistributed on adie redistribution tool 300 with desired pitch by a pick and place fine alignment system, as shown inFIG. 6 b. Thesubstrate 102 is bonding to thedie redistribution tool 300, that is to say, the active surface of thedie 104 is sticking on thedie redistribution tool 300 printed by patterned glues (not shown). After thesecond adhesion material 107 filled into the space between thefirst die 104 and thefirst adhesion material 106 on back side of thefirst die 104, the first andsecond adhesion material first adhesion material 106 and thesecond adhesion material 107. Then, the package structure is separated from thedie redistribution tool 300. - After cleaning the top surface of the
first bonding pads 108 and the first contact pads 113 (the pattern glues may residue on the surface offirst bonding pads 108 and first contact pads 113), thefirst bonding wire 112 is formed to connect thefirst bonding pads 108 to thefirst contact pads 113, as shown inFIG. 6 c. Subsequently, asecond die 204 is formed on the die attachedtape 214 and followed by placing thedie 204 on thefirst die 202. Thesecond die 204 does not cover thefirst bonding pads 108, so that thefirst bonding pads 108 are exposed for electrical connection. Thesecond die 202 has thesecond bonding pads 126 formed thereon. Then, thesecond bonding wire 128 is coupled thesecond bonding pads 126 and thefirst contact pads 113. - Next, the
dielectric layer 118 is coated (or molding or printing or dispensing) and cured on the active surface of thefirst die 104, thesecond die 122 and upper surface of thesubstrate 102 in order to protect thefirst bonding wire 112, thefirst die 104, thesecond bonding wire 128, thesecond die 122 and thesubstrate 102, as shown inFIG. 6d . The terminal contact pads are formed on thesecond contact pads 115 by printing the solder paste (or ball). Then, the plurality ofconductive bumps 120 are formed by an IR reflow method and coupled to thesecond contact pads 115. Subsequently, the package structure is mounting on atape 302 for die singulation. - Optionally, a metal or
conductive layer 110 is formed on the sidewall of die receiving throughhole 105 of thesubstrate 102, the metal is pre-formed during the manufacture of the substrate. A metal film (or layer) can be sputtered or plated on the back side of thefirst die 104 as thefirst adhesion material 106 for better thermal management inquiry. - According to another aspect of the present invention, the present invention also provides another method for forming a
semiconductor device package 200 with the die receiving throughholes 205 and the connecting throughholes structure 214. Refer toFIG. 7 a-7 h they illustrate cross-section diagrams of a method of forming asemiconductor device package 200 according to the present invention - The steps of forming the
package 200 comprises providing asubstrate 202 with die receiving throughholes 205, connecting throughholes structure 215 and thefirst contact pads 213 on an upper surface and asecond contact pads 215 on a lower surface of thesubstrate 202. Thesubstrate 202 is bonding to adie redistribution tool 300, as shown inFIG. 7 a. In other words, the active surface (for solder join) of thesubstrate 202 is sticking on thedie redistribution tool 300 printed by patterned glues (not shown). The desired first die 204 hasfirst bonding pads 208 formed on the upper surface of thefirst die 204, and the first adhesion material 206 (optional—it maybe the adhesion tape) is formed on the back side of thefirst die 204, as shown inFIG. 7 b. Thefirst die 204 is redistributed on thedie redistribution tool 300 with desired pitch by a pick and place fine alignment system. Then, thefirst bonding wire 212 is formed to connect thefirst bonding pads 208 to thefirst contact pads 213, as shown inFIG. 7 c. - Subsequently, the
second die 222 is formed on the die attachedtape 224 and then formed on thefirst die 204 to expose thefirst bonding pads 208, as shown inFIG. 7 d. Thesecond die 222 has thesecond bonding pads 226 formed within thesecond die 222. Then, thefirst adhesion material 206 and the die attachedtape 224 are cured. Thesecond bonding wire 228 is formed to couple thesecond bonding pads 226 and thefirst contact pads 213, as shown inFIG. 7 e. - Next, the
dielectric layer 218 is formed on the active surface of thefirst die 204, thesecond die 222 and upper surface of thesubstrate 202 to fully cover thefirst bonding wire 212 and thesecond bonding wire 228 and fill into the gap between die edge and sidewall of die receiving throughhole 205 assecond adhesion material 207, as shown inFIG. 7 f, and then thedielectric layer 218 is cured. After the package structure separated from thedie redistribution tool 300, the back side of thesubstrate 202 and thefirst adhesion material 206 are cleaned, as shown inFIG. 7 g. - Alternatively, the terminal contact pads are formed on the
second contact pads 215 by printing the solder paste (or ball). Optionally, the plurality ofconductive bumps 220 are formed and coupled to thesecond contact pads 215. Subsequently, thepackage structure 200 is mounted on atape 302 for die singulation. - In one embodiment, a
conventional sawing blade 232 is used during the singulation process. Theblade 232 is aligned to thescribe line 230 to separate the dice into individual die during the singulation process, as shown inFIG. 7 h. - Optionally, a metal or
conductive layer 210 is formed on the sidewall of die receiving throughhole 205 of thesubstrate 202, it is pre-formed as mentioned above. Another process is used to form thefirst adhesion material 206 by using the steps including seed metal sputtering, patterning, electro-plating (Cu), PR stripping, metal wet etching etc. to achieve themetal layer 150. - In one embodiment, the step of forming the
conductive bumps - It is noted that the material and the arrangement of the structure are illustrated to describe but not to limit the present invention. The material and the arrangement of the structure can be modified according to the requirements of different conductions.
- According to the aspect of the present invention, the present invention provides a structure of semiconductor device with the die receiving through hole and the connecting through holes structure, that provides a structure of super thin package which the thickness is less than 500 μm and the package size is slight large than the die size. Further, the present invention provides a good solution for low pin count device due to the peripheral type format. The present invention provides a simple method for forming a semiconductor device package which can improve the reliability and yield. Moreover, the present invention further provides a new structure that has multi-chips, and therefore can also minimize the size of chip scale package structure and lower costs due to the lower cost material and the simple process. Therefore, the super thin chip scale package structure and method of the same disclosed by the present invention can provide unexpected effect than prior art, and solve the problems of prior art. The method may apply to wafer or panel industry and also can be applied and modified to other related applications.
- As will be understood by a person skilled in the art, the foregoing preferred embodiments of the present invention are illustrative of the present invention, rather than limiting the present invention. Having described the invention in connection with a preferred embodiment, modification will suggest itself to those skilled in the art. Thus, the invention is not to be limited by this embodiment. Rather, the invention is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims, the scope of which should be accorded the broadest interpretation so as to encompass all such modifications and similar structures.
Claims (36)
1. A structure of semiconductor device package, comprising:
a substrate with at least a die receiving through hole, connecting through holes structure and first contact pads on an upper surface and second contact pads on a lower surface of said substrate;
at least a first die having first bonding pads disposed within said die receiving through hole;
a first adhesion material formed under said first die;
a second adhesion material filled in the gap between said first die and sidewalls of said die receiving though hole of said substrate;
a first bonding wire formed to couple to said first bonding pads and said first contact pads;
at least a second die having second bonding pads disposed on said first die;
a second bonding wire formed to couple to said second bonding pads and said first contact pads;
a die attached material formed under said second die; and
a dielectric layer formed on said first and second bonding wire, said first and second die and said substrate.
2. The structure in claim 1 , further comprising a plurality of conductive bumps coupled to said second contact pads.
3. The structure in claim 2 , wherein said plurality of conductive bumps can be electrically connected with said bonding pads through said through holes structure.
4. The structure in claim 1 , further comprising a metal or conductive layer formed on side walls of said die receiving through hole of said substrate.
5. The structure in claim 1 , wherein said connecting through holes structure is formed to pass through said substrate.
6. The structure in claim 1 , wherein said connecting through holes structure is formed lateral side of said substrate.
7. The structure in claim 1 , wherein material of said substrate includes epoxy type FR5, FR4 or BT (Bismaleimide triazine).
8. The structure in claim 1 , wherein material of said substrate includes metal, alloy, glass, silicon, ceramic or print circuit board (PCB).
9. The structure in claim 8 , wherein said alloy includes alloy 42 (42% Ni-58% Fe) or Kovar (29% Ni-17% Co-54% Fe).
10. The structure in claim 1 , wherein material of said first adhesion material and second adhesion material include UV curing type and thermal curing type material, epoxy or rubber type material.
11. The structure in claim 1 , wherein material of said die attached material includes elastic material.
12. The structure in claim 1 , wherein said connecting through holes structure is filled by a conductive material.
13. The structure in claim 1 , wherein material of said dielectric layer include liquid compound, resin and silicone rubber.
14. The structure in claim 1 , wherein material of said dielectric layer include benzocyclobutene (BCB), Siloxane polymer (SINR) or polyimide (PI).
15. The structure in claim 1 , wherein material of said first adhesion material include a metal sputtering and/or electro-plating on back side of said first die.
16. A method for forming a semiconductor device package, comprising:
providing a substrate with at least a die receiving through hole, connecting through holes structure and first contact pads on an upper surface and second contact pads on a lower surface of said substrate;
redistributing desired at least first die having first bonding pads on a die redistribution tool with desired pitch by a pick and place fine alignment system;
bonding said substrate to said die redistribution tool;
filling a first adhesion material on the back side of said dice;
filling a second adhesion material into the space between said dice edge and said dice receiving through hole of said substrate;
separating said package structure from said die redistribution tool;
forming a first bonding wire to connect said first bonding pads to said first contact pads;
placing at least a second die having second bonding pads on said first die;
forming a second bonding wire to connect said second bonding pads and said first contact pads;
printing a dielectric layer on the active surface of said first and second die and upper surface of said substrate; and
mounting said package structure on a tape to saw into individual die for singulation.
17. The method in claim 16 , further comprising a step of welding a plurality of soldering bumps on said terminal pads.
18. The method in claim 17 , wherein said step of forming said soldering bumps is performed by an infrared (IR) reflow method.
19. The method in claim 17 , wherein said step of forming said conductive bumps on said second contact pads is performed by solder paste.
20. The method in claim 16 , further comprising a step of sticking active surface of said first die on said die redistribution tool printed by patterned glues.
21. The method in claim 16 , further comprising a step of curing said first and second adhesion material.
22. The method in claim 16 , further comprising a die attached tape formed under said second die.
23. The method in claim 22 , wherein material of said die attached tape includes elastic material.
24. The method in claim 16 , further comprising a step of curing said dielectric layer.
25. The method in claim 16 , further comprising a step of forming a metal or conductive layer on the sidewall of said die receiving through hole of said substrate.
26. The method in claim 16 , further comprising a step of cleaning top surface of said package before forming said bonding wire.
27. A method for forming a semiconductor device package, comprising:
providing a substrate with at least a die receiving through hole, connecting through holes structure and first contact pads on an upper surface and second contact pads on a lower surface of said substrate;
bonding said substrate to a die redistribution tool;
redistributing desired at least first die having first bonding pads on said die redistribution tool with desired pitch by a pick and place fine alignment system;
forming a first bonding wire to connect said first bonding pads to said contact pads;
placing at least a second die having second bonding pads disposed on said first die;
forming a second bonding wire to connect said second bonding pads and said first contact pads;
forming a dielectric layer on the active surface of said first and second die and upper surface of said substrate and fill into the gap between dice edge and sidewall of said die receiving through hole of said substrate;
separating said package structure from said die redistribution tool; and
mounting said package structure on a tape to saw into individual die for singulation.
28. The method in claim 27 , further comprising a step of welding a plurality of conductive bumps on said second contact pads.
29. The method in claim 28 , wherein said step of forming said conductive bumps is performed by an infrared (IR) reflow method.
30. The method in claim 28 , wherein said step of forming said conductive bumps on said second contact pad is performed by solder paste.
31. The method in claim 27 , further comprising a step of sticking backside surface of said first die on said die redistribution tool printed by patterned glues.
32. The method in claim 27 , further comprising a step of curing said dielectric layer.
33. The method in claim 27 , further comprising a step of forming a first adhesion material on the back side of said first die.
34. The method in claim 27 , further comprising a die attached tape formed on the back side of said second die.
35. The method in claim 34 , wherein material of said die attached tape includes elastic material.
36. The method in claim 27 , further comprising a step of forming a metal layer on the sidewall of said die receiving through holes of said substrate.
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/707,042 US20080197474A1 (en) | 2007-02-16 | 2007-02-16 | Semiconductor device package with multi-chips and method of the same |
US11/979,104 US20080197480A1 (en) | 2007-02-16 | 2007-10-31 | Semiconductor device package with multi-chips and method of the same |
TW097104785A TW200836311A (en) | 2007-02-16 | 2008-02-12 | Semiconductor device package with multi-chips and method of the same |
DE102008008906A DE102008008906A1 (en) | 2007-02-16 | 2008-02-13 | Multi-die semiconductor package and method of making the same |
SG200801202-3A SG145644A1 (en) | 2007-02-16 | 2008-02-13 | Semiconductor device package with multi-chips and method of the same |
JP2008031685A JP2008211207A (en) | 2007-02-16 | 2008-02-13 | Semiconductor element package having multichip and method thereof |
CNA2008100082720A CN101246882A (en) | 2007-02-16 | 2008-02-15 | Semiconductor device package with multi-chips and method of the same |
KR1020080014350A KR20080076854A (en) | 2007-02-16 | 2008-02-18 | Semiconductor device package with multi-chips and method of the same |
US12/216,658 US7763494B2 (en) | 2007-02-16 | 2008-07-09 | Semiconductor device package with multi-chips and method of the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/707,042 US20080197474A1 (en) | 2007-02-16 | 2007-02-16 | Semiconductor device package with multi-chips and method of the same |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/979,104 Continuation-In-Part US20080197480A1 (en) | 2007-02-16 | 2007-10-31 | Semiconductor device package with multi-chips and method of the same |
US12/216,658 Division US7763494B2 (en) | 2007-02-16 | 2008-07-09 | Semiconductor device package with multi-chips and method of the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080197474A1 true US20080197474A1 (en) | 2008-08-21 |
Family
ID=39628360
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/707,042 Abandoned US20080197474A1 (en) | 2007-02-16 | 2007-02-16 | Semiconductor device package with multi-chips and method of the same |
US12/216,658 Active 2027-08-29 US7763494B2 (en) | 2007-02-16 | 2008-07-09 | Semiconductor device package with multi-chips and method of the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/216,658 Active 2027-08-29 US7763494B2 (en) | 2007-02-16 | 2008-07-09 | Semiconductor device package with multi-chips and method of the same |
Country Status (7)
Country | Link |
---|---|
US (2) | US20080197474A1 (en) |
JP (1) | JP2008211207A (en) |
KR (1) | KR20080076854A (en) |
CN (1) | CN101246882A (en) |
DE (1) | DE102008008906A1 (en) |
SG (1) | SG145644A1 (en) |
TW (1) | TW200836311A (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080277785A1 (en) * | 2007-05-08 | 2008-11-13 | Mutual-Pak Technology Co., Ltd. | Package structure for integrated circuit device and method of the same |
US20090267219A1 (en) * | 2007-04-23 | 2009-10-29 | John Trezza | Ultra-thin chip packaging |
US20110233764A1 (en) * | 2010-03-29 | 2011-09-29 | Hsiao-Chuan Chang | Semiconductor device package and method of fabricating the same |
US20110233749A1 (en) * | 2010-03-29 | 2011-09-29 | Hsiao-Chuan Chang | Semiconductor device package and method of fabricating the same |
CN102315203A (en) * | 2010-07-08 | 2012-01-11 | 环鸿科技股份有限公司 | Combination structure of chip and substrate |
US20130114223A1 (en) * | 2009-02-18 | 2013-05-09 | Elpida Memory, Inc. | Semiconductor device |
US20160071744A1 (en) * | 2013-10-02 | 2016-03-10 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing method thereof |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10261321B2 (en) | 2005-11-08 | 2019-04-16 | Lumus Ltd. | Polarizing optical system |
TWI313943B (en) * | 2006-10-24 | 2009-08-21 | Chipmos Technologies Inc | Light emitting chip package and manufacturing thereof |
US7994622B2 (en) * | 2007-04-16 | 2011-08-09 | Tessera, Inc. | Microelectronic packages having cavities for receiving microelectric elements |
US20090032946A1 (en) * | 2007-08-01 | 2009-02-05 | Soo Gil Park | Integrated circuit |
TWI360207B (en) | 2007-10-22 | 2012-03-11 | Advanced Semiconductor Eng | Chip package structure and method of manufacturing |
FR2946795B1 (en) * | 2009-06-12 | 2011-07-22 | 3D Plus | METHOD FOR POSITIONING CHIPS WHEN MANUFACTURING A RECONSTITUTED PLATE |
US8569894B2 (en) | 2010-01-13 | 2013-10-29 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with single sided substrate design and manufacturing methods thereof |
US8320134B2 (en) | 2010-02-05 | 2012-11-27 | Advanced Semiconductor Engineering, Inc. | Embedded component substrate and manufacturing methods thereof |
US8799845B2 (en) * | 2010-02-16 | 2014-08-05 | Deca Technologies Inc. | Adaptive patterning for panelized packaging |
TWI411075B (en) | 2010-03-22 | 2013-10-01 | Advanced Semiconductor Eng | Semiconductor package and manufacturing method thereof |
US9406658B2 (en) | 2010-12-17 | 2016-08-02 | Advanced Semiconductor Engineering, Inc. | Embedded component device and manufacturing methods thereof |
US8487426B2 (en) | 2011-03-15 | 2013-07-16 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with embedded die and manufacturing methods thereof |
US10297575B2 (en) * | 2016-05-06 | 2019-05-21 | Amkor Technology, Inc. | Semiconductor device utilizing an adhesive to attach an upper package to a lower die |
US10267988B2 (en) | 2017-06-30 | 2019-04-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photonic package and method forming same |
CN107342264B (en) * | 2017-07-21 | 2019-09-17 | 华进半导体封装先导技术研发中心有限公司 | Fan-out package structure and its manufacturing method |
CN107342265B (en) * | 2017-07-21 | 2019-08-30 | 华进半导体封装先导技术研发中心有限公司 | Fan-out package structure and its manufacturing method |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070018287A1 (en) * | 2003-10-10 | 2007-01-25 | Koninklijke Philips Electronics N.C. | Electronic device and carrier substrate for same |
US20070145548A1 (en) * | 2003-12-22 | 2007-06-28 | Amkor Technology, Inc. | Stack-type semiconductor package and manufacturing method thereof |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6271469B1 (en) | 1999-11-12 | 2001-08-07 | Intel Corporation | Direct build-up layer on an encapsulated die package |
US6853064B2 (en) * | 2003-05-12 | 2005-02-08 | Micron Technology, Inc. | Semiconductor component having stacked, encapsulated dice |
US7288835B2 (en) * | 2006-03-17 | 2007-10-30 | Stats Chippac Ltd. | Integrated circuit package-in-package system |
-
2007
- 2007-02-16 US US11/707,042 patent/US20080197474A1/en not_active Abandoned
-
2008
- 2008-02-12 TW TW097104785A patent/TW200836311A/en unknown
- 2008-02-13 JP JP2008031685A patent/JP2008211207A/en not_active Withdrawn
- 2008-02-13 SG SG200801202-3A patent/SG145644A1/en unknown
- 2008-02-13 DE DE102008008906A patent/DE102008008906A1/en not_active Ceased
- 2008-02-15 CN CNA2008100082720A patent/CN101246882A/en active Pending
- 2008-02-18 KR KR1020080014350A patent/KR20080076854A/en not_active Application Discontinuation
- 2008-07-09 US US12/216,658 patent/US7763494B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070018287A1 (en) * | 2003-10-10 | 2007-01-25 | Koninklijke Philips Electronics N.C. | Electronic device and carrier substrate for same |
US20070145548A1 (en) * | 2003-12-22 | 2007-06-28 | Amkor Technology, Inc. | Stack-type semiconductor package and manufacturing method thereof |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090267219A1 (en) * | 2007-04-23 | 2009-10-29 | John Trezza | Ultra-thin chip packaging |
US20080277785A1 (en) * | 2007-05-08 | 2008-11-13 | Mutual-Pak Technology Co., Ltd. | Package structure for integrated circuit device and method of the same |
US7772698B2 (en) * | 2007-05-08 | 2010-08-10 | Mutual-Pak Technology Co., Ltd. | Package structure for integrated circuit device |
US20100267204A1 (en) * | 2007-05-08 | 2010-10-21 | Mutual-Pak Technology Co., Ltd. | Package structure for integrated circuit device and method of the same |
US20130114223A1 (en) * | 2009-02-18 | 2013-05-09 | Elpida Memory, Inc. | Semiconductor device |
US20110233764A1 (en) * | 2010-03-29 | 2011-09-29 | Hsiao-Chuan Chang | Semiconductor device package and method of fabricating the same |
US20110233749A1 (en) * | 2010-03-29 | 2011-09-29 | Hsiao-Chuan Chang | Semiconductor device package and method of fabricating the same |
US8222726B2 (en) * | 2010-03-29 | 2012-07-17 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package having a jumper chip and method of fabricating the same |
US8274149B2 (en) * | 2010-03-29 | 2012-09-25 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package having a buffer structure and method of fabricating the same |
CN102315203A (en) * | 2010-07-08 | 2012-01-11 | 环鸿科技股份有限公司 | Combination structure of chip and substrate |
US20160071744A1 (en) * | 2013-10-02 | 2016-03-10 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing method thereof |
US9786520B2 (en) * | 2013-10-02 | 2017-10-10 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
SG145644A1 (en) | 2008-09-29 |
TW200836311A (en) | 2008-09-01 |
KR20080076854A (en) | 2008-08-20 |
CN101246882A (en) | 2008-08-20 |
US7763494B2 (en) | 2010-07-27 |
JP2008211207A (en) | 2008-09-11 |
DE102008008906A1 (en) | 2008-08-21 |
US20080274593A1 (en) | 2008-11-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7763494B2 (en) | Semiconductor device package with multi-chips and method of the same | |
US7525185B2 (en) | Semiconductor device package having multi-chips with side-by-side configuration and method of the same | |
US7459729B2 (en) | Semiconductor image device package with die receiving through-hole and method of the same | |
US8178964B2 (en) | Semiconductor device package with die receiving through-hole and dual build-up layers over both side-surfaces for WLP and method of the same | |
US8178963B2 (en) | Wafer level package with die receiving through-hole and method of the same | |
US20080251908A1 (en) | Semiconductor device package having multi-chips with side-by-side configuration and method of the same | |
US7812434B2 (en) | Wafer level package with die receiving through-hole and method of the same | |
US7655501B2 (en) | Wafer level package with good CTE performance | |
US20080197478A1 (en) | Semiconductor device package with die receiving through-hole and connecting through-hole and method of the same | |
US20080217761A1 (en) | Structure of semiconductor device package and method of the same | |
US7884461B2 (en) | System-in-package and manufacturing method of the same | |
US8350377B2 (en) | Semiconductor device package structure and method for the same | |
US20080237828A1 (en) | Semiconductor device package with die receiving through-hole and dual build-up layers over both side-surfaces for wlp and method of the same | |
US7911044B2 (en) | RF module package for releasing stress | |
US20080157358A1 (en) | Wafer level package with die receiving through-hole and method of the same | |
US20080136004A1 (en) | Multi-chip package structure and method of forming the same | |
US20200227356A1 (en) | Very Thin Embedded Trace Substrate-System in Package (SIP) | |
KR20080077934A (en) | Multi-chips package with reduced structure and method for forming the same | |
US20080157340A1 (en) | RF module package | |
JP2008160084A (en) | Wafer level package with die storing cavity and its method | |
US20080197480A1 (en) | Semiconductor device package with multi-chips and method of the same | |
US20080157398A1 (en) | Semiconductor device package having pseudo chips |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED CHIP ENGINEERING TECHNOLOGY INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YANG, WEN-KUN;LIN, DIANN-FANG;REEL/FRAME:019006/0073 Effective date: 20070212 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |