US20080088366A1 - Semiconductor integrated circuit device and noncontact ic card - Google Patents
Semiconductor integrated circuit device and noncontact ic card Download PDFInfo
- Publication number
- US20080088366A1 US20080088366A1 US11/951,052 US95105207A US2008088366A1 US 20080088366 A1 US20080088366 A1 US 20080088366A1 US 95105207 A US95105207 A US 95105207A US 2008088366 A1 US2008088366 A1 US 2008088366A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- detection
- circuits
- sampling
- communication method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K7/00—Methods or arrangements for sensing record carriers, e.g. for reading patterns
- G06K7/10—Methods or arrangements for sensing record carriers, e.g. for reading patterns by electromagnetic radiation, e.g. optical sensing; by corpuscular radiation
- G06K7/10009—Methods or arrangements for sensing record carriers, e.g. for reading patterns by electromagnetic radiation, e.g. optical sensing; by corpuscular radiation sensing by radiation using wavelengths larger than 0.1 mm, e.g. radio-waves or microwaves
- G06K7/10297—Methods or arrangements for sensing record carriers, e.g. for reading patterns by electromagnetic radiation, e.g. optical sensing; by corpuscular radiation sensing by radiation using wavelengths larger than 0.1 mm, e.g. radio-waves or microwaves arrangements for handling protocols designed for non-contact record carriers such as RFIDs NFCs, e.g. ISO/IEC 14443 and 18092
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/0723—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips the record carrier comprising an arrangement for non-contact communication, e.g. wireless communication circuits on transponder cards, non-contact smart cards or RFIDs
Definitions
- the present invention relates to an IC card technique and, more particularly, to a noncontact IC card adaptable to a plurality of different communication methods and a semiconductor integrated circuit device mounted on the noncontact IC.
- Cards having a conventional noncontact interface are adapted to a number of methods such as ISO14443-A and ISO14443-B set by the ISO standard and an IC card method for high-speed processing (called a “high-speed type”) set by Japan IC card system application council (JICSAP).
- JICSAP Japan IC card system application council
- a contact/noncontact combination card is being spread.
- a combination card adapted to a plurality of different communication methods is in demand.
- noncontact IC card communication establishing method and system of searching for a communication method while switching it and establishing a connection between a noncontact IC card having a function of switching a plurality of communication interfaces and a reader-writer a technique disclosed in Japanese Unexamined Patent Publication No. 2003-233787 is known.
- the technique at the time of establishing a communication method between a noncontact IC card and a reader-writer, when a modulation signal from the outside is received, based on repeatability of the modulation signal, the signal is distinguished from noise.
- a communication method adapted to the signal from the noncontact IC card or the reader-writer is detected and a communication is established between the noncontact IC card and the reader-writer.
- Japanese Unexamined Patent Publication No. 2003-044801 discloses a portable information processing device having a plurality of information transmitting means for performing communication with the outside, identifying means of detecting information transmitting means via which information is transmitted, and control means for obtaining default application information adapted to the information transmitting means detected by the identifying means with reference to a default application management table in which correspondence between the information transmitting means and the default application is set, and selecting the default application.
- Japanese Unexamined Patent Publication No. 2003-233787 employs a method of searching for the communication method while switching it and establishing a connection, so that it takes time to establish a connection. For example, a demodulation circuit is selected by a demodulation selector disposed on the input side of the plurality of demodulating circuits, and whether demodulation can be made or not is determined each time the demodulating circuit is selected. When it is determined that demodulation cannot be made, the next demodulating circuit is selected and whether demodulation can be made by the selected demodulating circuit or not is determined.
- a plurality of decoding circuits are sequentially selected by a coding selector disposed on the output side of the plurality of demodulating circuits. Each time the decoding circuit is selected, whether input data can be decoded or not is determined. Consequently, it takes time to establish a connection and enable information to be actually transmitted/received between a noncontact IC card and a reader-writer.
- an OS executing unit of a CPU includes identifying means having the function of identifying transmitting means (contact/noncontact type and communication protocol) before analysis of a command transmitted from an external terminal (reader-writer) and notifying of the result.
- the communication protocol used is determined by a communication module in a lower layer of the OS and notified to the OS. A concrete method of determining a communication protocol is not described.
- An object of the invention is to provide a technique for shortening time required to establish a connection and enable information to be actually transmitted/received in a noncontact IC card adaptable to a plurality of communication methods.
- a semiconductor integrated circuit device includes: a demodulating circuit capable of demodulating an input signal; a plurality of sampling circuits which are commonly connected to an output of the demodulating circuit and each capable of sampling output signals of the demodulating circuit synchronously with a predetermined clock signal; a plurality of detection circuits arranged in correspondence with the sampling circuits and capable of detecting headers of output signals of the corresponding sampling circuits; a plurality of processing circuits disposed in correspondence with the plurality of detection circuits and capable of performing a predetermined data process on the basis of detection results of the corresponding detection circuits; and a communication method determining circuit capable of determining a match to a preset communication method from results of the header detection by the plurality of detection circuits.
- an output signal of the single demodulating circuit is input the plurality of sampling circuits, output signals of the plurality of sampling circuits are input to the plurality of corresponding detection circuits, and detection results of the plurality of detection circuits are transmitted to the plurality of corresponding processing circuits. Consequently, processes corresponding to a plurality of communication methods different from each other are performed in parallel. Thus, time required to establish a connection and enable information to be actually transmitted/received is shortened as compared with a conventional method of sequentially selecting circuits by using a selector.
- the plurality of sampling circuits can operate in parallel with each other
- the plurality of detection circuits can operate in parallel with each other
- the plurality of processing circuits can operate exclusively on the basis of a result of determination of the communication method determining circuit.
- the device can be constructed as follows.
- a semiconductor integrated circuit device may include: a demodulating circuit capable of demodulating an input signal; a first sampling circuit capable of sampling output signals of the demodulating circuit synchronously with a predetermined clock signal; a second sampling circuit capable of sampling output signals of the demodulating circuit, which are the same as those input to the first sampling circuit, synchronously with a predetermined clock signal in parallel with the sampling operation of the first sampling circuit; a first detection circuit capable of detecting a header in an output signal of the first sampling circuit; a second detection circuit operating in parallel with the first detection circuit and capable of detecting a header in an output signal of the second sampling circuit; a first processing circuit receiving a detection result of the first detection circuit and capable of performing a predetermined data process; a second processing circuit receiving a detection result of the second detection circuit and capable of performing a predetermined data process; and a communication method determining circuit capable of determining a match to a preset communication method from detection results of the first and second detection circuits.
- the first and second processing circuits operate exclusively on the basis of a determination result of the communication method determining circuit.
- the first detection circuit detects a preamble in an output signal of the first sampling circuit
- the second detection circuit detects an SOF (Start Of Frame) in an output signal of the second sampling circuit.
- a semiconductor integrated circuit device may include: a demodulating circuit capable of demodulating an input signal; a first sampling circuit capable of sampling output signals of the demodulating circuit synchronously with a predetermined clock signal; a second sampling circuit capable of sampling output signals of the demodulating circuit, which are the same as those input to the first sampling circuit, synchronously with a predetermined clock signal in parallel with the sampling operation of the first sampling circuit; a first detection circuit capable of detecting a header in an output signal of the first sampling circuit; a second detection circuit capable of detecting a header in an output signal of the second sampling circuit, which is the same as that input to the first sampling circuit, in parallel with the sampling operation of the first detection circuit; a first processing circuit receiving a detection result of the first detection circuit and capable of performing a predetermined data process; a second processing circuit receiving a detection result of the second detection circuit and capable of performing a predetermined data process; and a communication method determining circuit capable of determining a match to a preset communication method from output signals of the first and second sampling
- the first and second processing circuits operate exclusively on the basis of a determination result of the communication method determining circuit.
- the communication method determining circuit can determine a match to either a first communication method conformed with ISO14443-A or a second communication method conformed with ISO14443-B.
- a semiconductor integrated circuit device may include: a demodulating circuit capable of demodulating an input signal; a first sampling circuit capable of sampling output signals of the demodulating circuit synchronously with a predetermined clock signal; a second sampling circuit capable of sampling output signals of the demodulating circuit, which are the same as those input to the first sampling circuit, synchronously with a predetermined clock signal in parallel with the sampling operation of the first sampling circuit; a first detection circuit capable of detecting a header in an output signal of the first sampling circuit; a second detection circuit operating in parallel with the first detection circuit and capable of detecting a header in an output signal of the first sampling circuit; a third detection circuit operating in parallel with the first and second detection circuits and capable of detecting a header in an output signal of the second sampling circuit; a fourth detection circuit operating in parallel with the first, second, and third detection circuits and capable of detecting a header in an output signal of the second sampling circuit; a first processing circuit receiving a detection result of the first detection circuit and capable of performing a predetermined data process; a
- a noncontact IC card adaptable to a plurality of reader-writers of different communication methods can be constructed.
- time required to establish a connection in a noncontact IC card adaptable to a plurality of communication methods can be shortened.
- FIG. 1 is a block diagram showing the configuration of a main part of a semiconductor integrated circuit device to be mounted on a noncontact IC card of the invention.
- FIG. 2 is a diagram illustrating operation of the semiconductor integrated circuit device.
- FIG. 3 is a block diagram showing another configuration of the main part of the semiconductor integrated circuit device.
- FIG. 4 is a block diagram showing another configuration of the main part of the semiconductor integrated circuit device.
- FIG. 5 is a block diagram showing another configuration of the main part of the semiconductor integrated circuit device.
- FIG. 6 is a diagram showing an example of the configuration of a noncontact IC card system including the noncontact IC card.
- FIG. 7 is a block diagram showing the configuration of the semiconductor integrated circuit device.
- FIG. 8 is a diagram showing header detection performed in the semiconductor integrated circuit device.
- FIG. 9 is a diagram showing header detection performed in the semiconductor integrated circuit device.
- FIG. 6 shows a noncontact IC card system including a noncontact IC card of the invention.
- the noncontact IC card system includes reader-writers RW- 001 and RW- 002 of different communication methods, and a noncontact IC card CD- 003 enabling information to be transmitted/received between the reader-writers RW- 001 and RW- 002 .
- the noncontact IC card CD- 003 is adapted to both of a communication method T- 001 of the reader-writer RW- 001 and a communication method T- 002 of the reader/writer RW- 002 .
- the communication method T- 001 is ISO14443-B
- the communication method T- 002 is the high-speed type.
- the high-speed type has a coding method 1 (Manchester coding) and a header type 1 (preamble) of a packet format.
- the ISO14443-B type has a coding method 2 (NRZ) and a header type 2 (SOF) of a packet format.
- FIG. 7 shows a general configuration of the noncontact IC card CD- 003 .
- the noncontact IC card CD- 003 includes, although not limited, an antenna coil 11 , a rectifying circuit 12 , a power source circuit 13 , a CPU 20 , a demodulating circuit 14 , a modulating circuit 15 , a noncontact control circuit 16 , a ROM (Read Only Memory) 17 , a RAM (Random Access Memory) 18 , an EEPROM (Electrically Erasable Programmable Read Only Memory) 19 , and a CPU (Central Processing Unit).
- the components except for the antenna coil 11 are formed on a single semiconductor substrate such as a single-crystal silicon substrate or the like by a known semiconductor integrated circuit manufacturing technique.
- the antenna coil 11 enables power supply from the reader-writer RW- 001 or RW- 002 side and transmission/reception of various information by electromagnetic induction with the reader-writer RW- 001 or RW- 002 .
- the rectifying circuit 12 rectifies the induced current obtained by the antenna coil 11 .
- the rectified output is supplied to the power supply circuit 13 .
- the power supply circuit 13 On the basis of an output of the rectifying circuit 12 , the power supply circuit 13 generates a power source voltage for operating an internal circuit in the noncontact IC card CD- 003 .
- the demodulating circuit 14 demodulates a modulation signal transmitted from the reader-writer RW- 001 or RW- 002 via the antenna coil 11 , thereby outputting a binary signal.
- the binary signal output from the demodulating circuit 14 is transmitted to the noncontact control circuit 16 at the post stage.
- the modulating circuit 15 modulates a predetermined carrier wave on the basis of a signal transmitted from the noncontact control circuit 16 .
- An output signal of the modulating circuit 15 is transmitted to the reader-writer RW- 001 or RW- 002 via the antenna coil 11 .
- the noncontact control circuit 16 executes various controls for transmitting/receiving information in a state where it is not in contact with the reader-writer RW- 001 or RW- 002 in accordance with a predetermined communication protocol.
- an OS Operating System
- the RAM 18 is used as a temporary memory area of data, a work area of a computing process in the CPU 20 , or the like.
- EEPROM 19 an application program to be executed by the CPU 20 is stored.
- the noncontact control circuit 16 , ROM 17 , RAM 18 , EEPROM 19 , and CPU 20 are coupled to each other so as to be able to transmit/receive signals to/from each other via a bus 21 .
- FIG. 1 shows an example of the configuration of the noncontact control circuit 16 .
- the noncontact control circuit 16 includes a first sampling circuit 161 - 1 , a second sampling circuit 161 - 2 , a first detection circuit 162 - 1 , a second detection circuit 162 - 2 , and a communication method determining circuit 163 .
- the first sampling circuit 161 - 1 samples output signals of the demodulating circuit 14 synchronously with a predetermined clock signal.
- An output signal of the first sampling circuit 161 - 1 is transmitted to the first detection circuit 162 - 1 disposed in correspondence with the first sampling circuit 161 - 1 .
- the second sampling circuit 161 - 2 samples output signals of the demodulating circuit 14 synchronously with a predetermined clock signal.
- the communication method determining circuit 163 determines a matched preset communication method from the result of header detection of the first detection circuit 162 - 1 and the header detection result of the second detection circuit 162 - 2 . Since the communication method T- 01 is set as ISO14443-B and the communication method T- 002 is set as high-speed type (refer to FIG. 6 ) in the embodiment, the communication method determining circuit 163 determines the ISO14443-B type or the high-speed type as the matched communication method.
- the high-speed type has the coding method 1 (Manchester coding) and the header type 1 (preamble) of the packet format
- the ISO14443-B type has the coding method 2 (NRZ) and the header type 2 (SOF) of the packet format. Consequently, preamble detection is performed in header detection 31 in the first detection circuit 162 - 1 , and SOF detection is performed in the header detection of the second detection circuit 162 - 2 .
- a reader signal R- 1 of the high-speed type has a preamble (FM- 1 ) as the high-speed type header.
- a header detection result SS- 1 of the first detection circuit 162 - 1 is asserted to the high level, thereby transmitting a signal indicating that the preamble (FM- 1 ) is detected to the communication method determining circuit 163 .
- a low-level state of a detection result SS- 2 of header detection 41 in the second detection circuit 162 - 2 is maintained.
- a reader signal R- 2 of the ISO14443-B type has SOF (FM- 2 ) as the header of the ISO14443-B type.
- the detection result SS- 2 of the header detection 41 in the second detection circuit 162 - 2 is asserted to the high level, thereby transmitting a signal indicating that the SOF (FM- 2 ) is detected to the communication method determining circuit 163 .
- the detection result SS- 1 of the header detection 31 in the first detection circuit 162 - 1 is maintained in the low level state.
- the communication method determining circuit 163 supplies a signal indicative of a match to the “high-speed type” as match/mismatch information to the CPU 20 .
- a signal indicative of a match to the “ISO14443-B type” is supplied as match/mismatch information to the CPU 20 .
- the first processing circuit 201 - 1 is, although not limited, processing means which is realized by execution of a predetermined program in the CPU 20 .
- the second processing circuit 162 - 1 other than the header detection 41 , data detection 42 and EOF (End Of Frame) detection 43 are performed.
- the detection result is transmitted to a second processing circuit 201 - 2 .
- the second processing circuit 202 - 2 is, although not limited, processing means which is realized by execution of a predetermined program in the CPU 20 .
- the first and second sampling circuits 161 - 1 and 161 - 2 operate in parallel, and the first and second detection circuits 162 - 1 and 162 - 2 operate in parallel.
- a process in the first processing circuit 201 - 1 and a process in the second processing circuit 201 - 2 are performed exclusively in accordance with a result of determination in the communication method determining circuit 163 .
- a signal indicative of a match to the “high-speed type” is supplied as the match/mismatch information from the communication method determining circuit 163 to the CPU 20 .
- the embodiment can obtain the following effects.
- the semiconductor integrated circuit device of the invention includes: the single demodulating circuit 14 capable of demodulating an input signal; the first and second sampling circuits 161 - 1 and 161 - 2 -each capable of sampling output signals of the demodulating circuit synchronously with a predetermined clock signal; the first and second detection circuits 162 - 1 and 162 - 2 capable of detecting headers of output signals of the corresponding sampling circuits; the first and second processing circuits 201 - 1 and 201 - 2 capable of performing a predetermined data process on the basis of detection results of the corresponding detection circuits; and the communication method determining circuit 163 capable of determining a match to a preset communication method from results of the header detection by the plurality of detection circuits.
- first and second sampling circuits 161 - 1 and 161 - 2 capable of sampling signals operate in parallel and the first and second detection circuits 162 - 1 and 162 - 2 operate in parallel, time required to establish a connection and enable information to be actually transmitted/received is reduced more than the conventional method of determining a proper circuit by sequentially selecting circuits by a selector.
- the configuration shown in FIG. 3 is largely different from that shown in FIG. 1 with respect to the point that an output signal of the first sampling circuit 161 - 1 and an output signal of the second sampling circuit 161 - 2 are supplied to the communication method determining circuit 163 and, on the basis of the output signals of the first and second sampling circuits 161 - 1 and 161 - 2 , a communication method is determined.
- a communication method is determined.
- FIG. 9 in the ISO14443-A type, a method of performing 100% ASK modulation by short-interrupting an RF operation magnetic field is used.
- the ISO14443-B type a method of performing 10% ASK modulation is used. The difference can be determined on the basis of an output signal of the first sampling circuit 161 - 1 and an output signal of the second sampling circuit 161 - 2 .
- N pieces of sampling circuits 161 - 1 to 161 -N are provided and, in correspondence with the sampling circuits 161 - 1 to 161 -N, N pieces of detection circuits 162 - 1 to 162 -N and N pieces of processing circuits 201 - 1 to 201 -N are provided.
- the configuration shown in FIG. 5 is largely different from that shown in FIG. 1 with respect to the point that the first and second detection circuits 162 - 1 and 162 - 2 are disposed in correspondence with the first sampling circuit 161 - 1 , and the third and fourth detection circuits 162 - 3 and 162 - 4 are provided in correspondence with the second sampling circuit 161 - 2 .
- processing circuits are connected to the first, second, third, and fourth detection circuits 162 - 1 , 162 - 2 , 162 - 3 , and 162 - 4 as shown in FIG. 1 , the processing circuits are not shown in FIG. 5 .
- the invention can be applied on condition that at least a single demodulating circuit capable of demodulating an input signal is provided.
Abstract
The present invention is directed to shorten time required to establish a connection and enable information to be actually transmitted/received in a noncontact IC card adaptable to a plurality of communication methods. A semiconductor integrated circuit device of the invention includes: a single demodulating circuit capable of demodulating an input signal; a plurality of sampling circuits each capable of sampling output signals of the demodulating circuit synchronously with a predetermined clock signal; a plurality of detection circuits capable of detecting headers of output signals of the corresponding sampling circuits; a plurality of processing circuits capable of performing a predetermined data process on the basis of detection results of the corresponding detection circuits; and a communication method determining circuit capable of determining a match to a preset communication method from results of the header detection by the plurality of detection circuits. By performing processes adapted to a plurality of different communication methods in parallel, time required to establish a connection and enable information to be actually transmitted/received is reduced.
Description
- The present application claims priority from Japanese patent application No. 2004-238151 filed on Aug. 18, 2004, the content of which is hereby incorporated by reference into this application.
- The present invention relates to an IC card technique and, more particularly, to a noncontact IC card adaptable to a plurality of different communication methods and a semiconductor integrated circuit device mounted on the noncontact IC.
- Cards having a conventional noncontact interface are adapted to a number of methods such as ISO14443-A and ISO14443-B set by the ISO standard and an IC card method for high-speed processing (called a “high-speed type”) set by Japan IC card system application council (JICSAP). In recent years, a contact/noncontact combination card is being spread. Also in the non-contact type, a combination card adapted to a plurality of different communication methods is in demand.
- As an example of a noncontact IC card communication establishing method and system of searching for a communication method while switching it and establishing a connection between a noncontact IC card having a function of switching a plurality of communication interfaces and a reader-writer, a technique disclosed in Japanese Unexamined Patent Publication No. 2003-233787 is known. In the technique, at the time of establishing a communication method between a noncontact IC card and a reader-writer, when a modulation signal from the outside is received, based on repeatability of the modulation signal, the signal is distinguished from noise. By obtaining a match while sequentially switching a demodulating method at the ante stage and a coding method at the post stage, a communication method adapted to the signal from the noncontact IC card or the reader-writer is detected and a communication is established between the noncontact IC card and the reader-writer.
- Japanese Unexamined Patent Publication No. 2003-044801 discloses a portable information processing device having a plurality of information transmitting means for performing communication with the outside, identifying means of detecting information transmitting means via which information is transmitted, and control means for obtaining default application information adapted to the information transmitting means detected by the identifying means with reference to a default application management table in which correspondence between the information transmitting means and the default application is set, and selecting the default application.
- The inventors herein have found that the technique disclosed in Japanese Unexamined Patent Publication No. 2003-233787 employs a method of searching for the communication method while switching it and establishing a connection, so that it takes time to establish a connection. For example, a demodulation circuit is selected by a demodulation selector disposed on the input side of the plurality of demodulating circuits, and whether demodulation can be made or not is determined each time the demodulating circuit is selected. When it is determined that demodulation cannot be made, the next demodulating circuit is selected and whether demodulation can be made by the selected demodulating circuit or not is determined. When it is determined that demodulation can be performed, a plurality of decoding circuits are sequentially selected by a coding selector disposed on the output side of the plurality of demodulating circuits. Each time the decoding circuit is selected, whether input data can be decoded or not is determined. Consequently, it takes time to establish a connection and enable information to be actually transmitted/received between a noncontact IC card and a reader-writer.
- In Japanese Unexamined Patent Publication No. 2003-044801, an OS executing unit of a CPU includes identifying means having the function of identifying transmitting means (contact/noncontact type and communication protocol) before analysis of a command transmitted from an external terminal (reader-writer) and notifying of the result. The communication protocol used is determined by a communication module in a lower layer of the OS and notified to the OS. A concrete method of determining a communication protocol is not described.
- An object of the invention is to provide a technique for shortening time required to establish a connection and enable information to be actually transmitted/received in a noncontact IC card adaptable to a plurality of communication methods.
- The above and other objects and novel features of the invention will become apparent from the description of the specification and the appended drawings.
- An outline of representative ones of inventions disclosed in the specification will be briefly described as follows.
- A semiconductor integrated circuit device includes: a demodulating circuit capable of demodulating an input signal; a plurality of sampling circuits which are commonly connected to an output of the demodulating circuit and each capable of sampling output signals of the demodulating circuit synchronously with a predetermined clock signal; a plurality of detection circuits arranged in correspondence with the sampling circuits and capable of detecting headers of output signals of the corresponding sampling circuits; a plurality of processing circuits disposed in correspondence with the plurality of detection circuits and capable of performing a predetermined data process on the basis of detection results of the corresponding detection circuits; and a communication method determining circuit capable of determining a match to a preset communication method from results of the header detection by the plurality of detection circuits.
- With the configuration, an output signal of the single demodulating circuit is input the plurality of sampling circuits, output signals of the plurality of sampling circuits are input to the plurality of corresponding detection circuits, and detection results of the plurality of detection circuits are transmitted to the plurality of corresponding processing circuits. Consequently, processes corresponding to a plurality of communication methods different from each other are performed in parallel. Thus, time required to establish a connection and enable information to be actually transmitted/received is shortened as compared with a conventional method of sequentially selecting circuits by using a selector.
- In the configuration, the plurality of sampling circuits can operate in parallel with each other, the plurality of detection circuits can operate in parallel with each other, and the plurality of processing circuits can operate exclusively on the basis of a result of determination of the communication method determining circuit.
- As other concrete modes, the device can be constructed as follows.
- A semiconductor integrated circuit device may include: a demodulating circuit capable of demodulating an input signal; a first sampling circuit capable of sampling output signals of the demodulating circuit synchronously with a predetermined clock signal; a second sampling circuit capable of sampling output signals of the demodulating circuit, which are the same as those input to the first sampling circuit, synchronously with a predetermined clock signal in parallel with the sampling operation of the first sampling circuit; a first detection circuit capable of detecting a header in an output signal of the first sampling circuit; a second detection circuit operating in parallel with the first detection circuit and capable of detecting a header in an output signal of the second sampling circuit; a first processing circuit receiving a detection result of the first detection circuit and capable of performing a predetermined data process; a second processing circuit receiving a detection result of the second detection circuit and capable of performing a predetermined data process; and a communication method determining circuit capable of determining a match to a preset communication method from detection results of the first and second detection circuits. The first and second processing circuits operate exclusively on the basis of a determination result of the communication method determining circuit. In this case, the first detection circuit detects a preamble in an output signal of the first sampling circuit, and the second detection circuit detects an SOF (Start Of Frame) in an output signal of the second sampling circuit.
- A semiconductor integrated circuit device may include: a demodulating circuit capable of demodulating an input signal; a first sampling circuit capable of sampling output signals of the demodulating circuit synchronously with a predetermined clock signal; a second sampling circuit capable of sampling output signals of the demodulating circuit, which are the same as those input to the first sampling circuit, synchronously with a predetermined clock signal in parallel with the sampling operation of the first sampling circuit; a first detection circuit capable of detecting a header in an output signal of the first sampling circuit; a second detection circuit capable of detecting a header in an output signal of the second sampling circuit, which is the same as that input to the first sampling circuit, in parallel with the sampling operation of the first detection circuit; a first processing circuit receiving a detection result of the first detection circuit and capable of performing a predetermined data process; a second processing circuit receiving a detection result of the second detection circuit and capable of performing a predetermined data process; and a communication method determining circuit capable of determining a match to a preset communication method from output signals of the first and second sampling circuits. The first and second processing circuits operate exclusively on the basis of a determination result of the communication method determining circuit. The communication method determining circuit can determine a match to either a first communication method conformed with ISO14443-A or a second communication method conformed with ISO14443-B.
- A semiconductor integrated circuit device may include: a demodulating circuit capable of demodulating an input signal; a first sampling circuit capable of sampling output signals of the demodulating circuit synchronously with a predetermined clock signal; a second sampling circuit capable of sampling output signals of the demodulating circuit, which are the same as those input to the first sampling circuit, synchronously with a predetermined clock signal in parallel with the sampling operation of the first sampling circuit; a first detection circuit capable of detecting a header in an output signal of the first sampling circuit; a second detection circuit operating in parallel with the first detection circuit and capable of detecting a header in an output signal of the first sampling circuit; a third detection circuit operating in parallel with the first and second detection circuits and capable of detecting a header in an output signal of the second sampling circuit; a fourth detection circuit operating in parallel with the first, second, and third detection circuits and capable of detecting a header in an output signal of the second sampling circuit; a first processing circuit receiving a detection result of the first detection circuit and capable of performing a predetermined data process; a second processing circuit receiving a detection result of the second detection circuit and capable of performing a predetermined data process; a third processing circuit receiving a detection result of the third detection circuit and capable of performing a predetermined data process; a fourth processing circuit receiving a detection result of the fourth detection circuit and capable of performing a predetermined data process; and a communication method determining circuit capable of determining a match to a preset communication method from detection results of the first, second, third, and fourth detection circuits. The first, second, third, and fourth processing circuits operate exclusively on the basis of a determination result of the communication method determining circuit.
- By mounting a semiconductor integrated circuit with any of the above-described configurations, a noncontact IC card adaptable to a plurality of reader-writers of different communication methods can be constructed.
- An effect obtained by the representative ones of the inventions disclosed in the specification is briefly described as follows.
- In short, time required to establish a connection in a noncontact IC card adaptable to a plurality of communication methods can be shortened.
-
FIG. 1 is a block diagram showing the configuration of a main part of a semiconductor integrated circuit device to be mounted on a noncontact IC card of the invention. -
FIG. 2 is a diagram illustrating operation of the semiconductor integrated circuit device. -
FIG. 3 is a block diagram showing another configuration of the main part of the semiconductor integrated circuit device. -
FIG. 4 is a block diagram showing another configuration of the main part of the semiconductor integrated circuit device. -
FIG. 5 is a block diagram showing another configuration of the main part of the semiconductor integrated circuit device. -
FIG. 6 is a diagram showing an example of the configuration of a noncontact IC card system including the noncontact IC card. -
FIG. 7 is a block diagram showing the configuration of the semiconductor integrated circuit device. -
FIG. 8 is a diagram showing header detection performed in the semiconductor integrated circuit device. -
FIG. 9 is a diagram showing header detection performed in the semiconductor integrated circuit device. -
FIG. 6 shows a noncontact IC card system including a noncontact IC card of the invention. The noncontact IC card system includes reader-writers RW-001 and RW-002 of different communication methods, and a noncontact IC card CD-003 enabling information to be transmitted/received between the reader-writers RW-001 and RW-002. The noncontact IC card CD-003 is adapted to both of a communication method T-001 of the reader-writer RW-001 and a communication method T-002 of the reader/writer RW-002. Although not limited, the communication method T-001 is ISO14443-B, and the communication method T-002 is the high-speed type. The high-speed type has a coding method 1 (Manchester coding) and a header type 1 (preamble) of a packet format. The ISO14443-B type has a coding method 2 (NRZ) and a header type 2 (SOF) of a packet format. -
FIG. 7 shows a general configuration of the noncontact IC card CD-003. - The noncontact IC card CD-003 includes, although not limited, an
antenna coil 11, a rectifyingcircuit 12, apower source circuit 13, aCPU 20, ademodulating circuit 14, a modulatingcircuit 15, anoncontact control circuit 16, a ROM (Read Only Memory) 17, a RAM (Random Access Memory) 18, an EEPROM (Electrically Erasable Programmable Read Only Memory) 19, and a CPU (Central Processing Unit). The components except for theantenna coil 11 are formed on a single semiconductor substrate such as a single-crystal silicon substrate or the like by a known semiconductor integrated circuit manufacturing technique. - The
antenna coil 11 enables power supply from the reader-writer RW-001 or RW-002 side and transmission/reception of various information by electromagnetic induction with the reader-writer RW-001 or RW-002. The rectifyingcircuit 12 rectifies the induced current obtained by theantenna coil 11. The rectified output is supplied to thepower supply circuit 13. On the basis of an output of the rectifyingcircuit 12, thepower supply circuit 13 generates a power source voltage for operating an internal circuit in the noncontact IC card CD-003. Thedemodulating circuit 14 demodulates a modulation signal transmitted from the reader-writer RW-001 or RW-002 via theantenna coil 11, thereby outputting a binary signal. The binary signal output from thedemodulating circuit 14 is transmitted to thenoncontact control circuit 16 at the post stage. The modulatingcircuit 15 modulates a predetermined carrier wave on the basis of a signal transmitted from thenoncontact control circuit 16. An output signal of the modulatingcircuit 15 is transmitted to the reader-writer RW-001 or RW-002 via theantenna coil 11. Thenoncontact control circuit 16 executes various controls for transmitting/receiving information in a state where it is not in contact with the reader-writer RW-001 or RW-002 in accordance with a predetermined communication protocol. In theROM 17, an OS (Operating System) as a basic program executed by theCPU 20 is stored. TheRAM 18 is used as a temporary memory area of data, a work area of a computing process in theCPU 20, or the like. In theEEPROM 19, an application program to be executed by theCPU 20 is stored. Thenoncontact control circuit 16,ROM 17,RAM 18,EEPROM 19, andCPU 20 are coupled to each other so as to be able to transmit/receive signals to/from each other via abus 21. -
FIG. 1 shows an example of the configuration of thenoncontact control circuit 16. - The
noncontact control circuit 16 includes a first sampling circuit 161-1, a second sampling circuit 161-2, a first detection circuit 162-1, a second detection circuit 162-2, and a communicationmethod determining circuit 163. The first sampling circuit 161-1 samples output signals of thedemodulating circuit 14 synchronously with a predetermined clock signal. An output signal of the first sampling circuit 161-1 is transmitted to the first detection circuit 162-1 disposed in correspondence with the first sampling circuit 161-1. The second sampling circuit 161-2 samples output signals of thedemodulating circuit 14 synchronously with a predetermined clock signal. An output signal of the second sampling circuit 161-2 is transmitted to the second detection circuit 162-2 disposed in correspondence with the second sampling circuit 161-2. The communicationmethod determining circuit 163 determines a matched preset communication method from the result of header detection of the first detection circuit 162-1 and the header detection result of the second detection circuit 162-2. Since the communication method T-01 is set as ISO14443-B and the communication method T-002 is set as high-speed type (refer toFIG. 6 ) in the embodiment, the communicationmethod determining circuit 163 determines the ISO14443-B type or the high-speed type as the matched communication method. - As described above, the high-speed type has the coding method 1 (Manchester coding) and the header type 1 (preamble) of the packet format, and the ISO14443-B type has the coding method 2 (NRZ) and the header type 2 (SOF) of the packet format. Consequently, preamble detection is performed in
header detection 31 in the first detection circuit 162-1, and SOF detection is performed in the header detection of the second detection circuit 162-2. - For example, as shown in
FIG. 8 , a reader signal R-1 of the high-speed type has a preamble (FM-1) as the high-speed type header. When the preamble (FM-1) is detected by theheader detection 31 of the first detection circuit 162-1, a header detection result SS-1 of the first detection circuit 162-1 is asserted to the high level, thereby transmitting a signal indicating that the preamble (FM-1) is detected to the communicationmethod determining circuit 163. At this time, a low-level state of a detection result SS-2 ofheader detection 41 in the second detection circuit 162-2 is maintained. - On the other hand, a reader signal R-2 of the ISO14443-B type has SOF (FM-2) as the header of the ISO14443-B type. When the SOF (FM-2) is detected in the
header detection 41 in the second detection circuit 162-2, the detection result SS-2 of theheader detection 41 in the second detection circuit 162-2 is asserted to the high level, thereby transmitting a signal indicating that the SOF (FM-2) is detected to the communicationmethod determining circuit 163. At this time, the detection result SS-1 of theheader detection 31 in the first detection circuit 162-1 is maintained in the low level state. - In the case where the header detection result SS-1 is asserted to the high level, the communication
method determining circuit 163 supplies a signal indicative of a match to the “high-speed type” as match/mismatch information to theCPU 20. In the case where the header detection result SS-2 is asserted to the high level, a signal indicative of a match to the “ISO14443-B type” is supplied as match/mismatch information to theCPU 20. - In the first detection circuit 162-1, other than the
header detection 31, SYNC (sync)code detection 32,data length detection 33,data detection 34, and CRC (error correcting code)detection 35 are performed, and a detection result is transmitted to a first processing circuit 201-1. The first processing circuit 201-1 is, although not limited, processing means which is realized by execution of a predetermined program in theCPU 20. - In the second detection circuit 162-1, other than the
header detection 41,data detection 42 and EOF (End Of Frame)detection 43 are performed. The detection result is transmitted to a second processing circuit 201-2. The second processing circuit 202-2 is, although not limited, processing means which is realized by execution of a predetermined program in theCPU 20. - As shown in
FIG. 2 , the first and second sampling circuits 161-1 and 161-2 operate in parallel, and the first and second detection circuits 162-1 and 162-2 operate in parallel. On the other hand, as shown inFIG. 2 , a process in the first processing circuit 201-1 and a process in the second processing circuit 201-2 are performed exclusively in accordance with a result of determination in the communicationmethod determining circuit 163. Specifically, in the case where the header detection result SS-1 is asserted to the high level, a signal indicative of a match to the “high-speed type” is supplied as the match/mismatch information from the communicationmethod determining circuit 163 to theCPU 20. By control of theCPU 20, execution of the process in the second processing circuit 201-2 is inhibited since it is useless to perform a process corresponding to the “ISO14443-B type” on data input in the “high-speed type” communication method by the second processing circuit 201-2. Similarly, in the case where the header detection. result SS-2 is asserted to the high level, a signal indicative of a match to the “ISO14443-B type” is supplied as the match/mismatch information from the communicationmethod determining circuit 163 to theCPU 20. By control of theCPU 20, execution of the process in the first processing circuit 201-1 is inhibited since it is useless to perform a process corresponding to the “high-speed type” on data input in the “ISO14443-B type” communication method by the first processing circuit 201-1. - The embodiment can obtain the following effects.
- (1) The semiconductor integrated circuit device of the invention includes: the
single demodulating circuit 14 capable of demodulating an input signal; the first and second sampling circuits 161-1 and 161-2-each capable of sampling output signals of the demodulating circuit synchronously with a predetermined clock signal; the first and second detection circuits 162-1 and 162-2 capable of detecting headers of output signals of the corresponding sampling circuits; the first and second processing circuits 201-1 and 201-2 capable of performing a predetermined data process on the basis of detection results of the corresponding detection circuits; and the communicationmethod determining circuit 163 capable of determining a match to a preset communication method from results of the header detection by the plurality of detection circuits. Since the first and second sampling circuits 161-1 and 161-2 capable of sampling signals operate in parallel and the first and second detection circuits 162-1 and 162-2 operate in parallel, time required to establish a connection and enable information to be actually transmitted/received is reduced more than the conventional method of determining a proper circuit by sequentially selecting circuits by a selector. - (2) By exclusively performing a process in the first processing circuit 201-1 and a process in the second processing circuit 201-2 in accordance with a result of determination in the communication
method determining circuit 163, the process can be efficiently performed. - Other examples of the configuration will now be described.
- The configuration shown in
FIG. 3 is largely different from that shown inFIG. 1 with respect to the point that an output signal of the first sampling circuit 161-1 and an output signal of the second sampling circuit 161-2 are supplied to the communicationmethod determining circuit 163 and, on the basis of the output signals of the first and second sampling circuits 161-1 and 161-2, a communication method is determined. For example, as shown inFIG. 9 , in the ISO14443-A type, a method of performing 100% ASK modulation by short-interrupting an RF operation magnetic field is used. In the ISO14443-B type, a method of performing 10% ASK modulation is used. The difference can be determined on the basis of an output signal of the first sampling circuit 161-1 and an output signal of the second sampling circuit 161-2. - The configuration shown in
FIG. 4 is largely different from that shown inFIG. 1 with respect to the point that N (N=3, 4, 5, . . . ) pieces of sampling circuits 161-1 to 161-N are provided and, in correspondence with the sampling circuits 161-1 to 161-N, N pieces of detection circuits 162-1 to 162-N and N pieces of processing circuits 201-1 to 201-N are provided. With a configuration, a noncontact IC card adaptable to a larger number of communication methods different from each other can be formed. - The configuration shown in
FIG. 5 is largely different from that shown inFIG. 1 with respect to the point that the first and second detection circuits 162-1 and 162-2 are disposed in correspondence with the first sampling circuit 161-1, and the third and fourth detection circuits 162-3 and 162-4 are provided in correspondence with the second sampling circuit 161-2. Although processing circuits are connected to the first, second, third, and fourth detection circuits 162-1, 162-2, 162-3, and 162-4 as shown inFIG. 1 , the processing circuits are not shown inFIG. 5 . - Although the invention achieved by the inventors herein has been concretely described above, obviously, the invention is not limited to the concrete examples but may be variously modified without departing from the gist.
- In the above, the case where the invention achieved by the inventors herein is applied to a semiconductor integrated circuit to be mounted on an IC card in the field of utilization as the background has been described. However, the invention is not limited to the case.
- The invention can be applied on condition that at least a single demodulating circuit capable of demodulating an input signal is provided.
Claims (2)
1. A semiconductor integrated circuit device comprising:
a demodulating circuit capable of demodulating an input signal;
a plurality of sampling circuits which are commonly connected to an output of said demodulating circuit and each capable of sampling output signals of said demodulating circuit synchronously with a predetermined clock signal;
a plurality of detection circuits arranged in correspondence with said sampling circuits and capable of detecting headers of output signals of said corresponding sampling circuits;
a plurality of processing circuits disposed in correspondence with said plurality of detection circuits and capable of performing a predetermined data process on the basis of detection results of said corresponding detection circuits; and
a communication method determining circuit capable of determining a match to a preset communication method from results of the header detection by said plurality of detection circuits.
2-7. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/951,052 US20080088366A1 (en) | 2004-08-18 | 2007-12-05 | Semiconductor integrated circuit device and noncontact ic card |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-238151 | 2004-08-18 | ||
JP2004238151A JP2006060363A (en) | 2004-08-18 | 2004-08-18 | Semiconductor integrated circuit and non-contact ic card |
US11/183,888 US7309018B2 (en) | 2004-08-18 | 2005-07-19 | Semiconductor integrated circuit device and noncontact IC card |
US11/951,052 US20080088366A1 (en) | 2004-08-18 | 2007-12-05 | Semiconductor integrated circuit device and noncontact ic card |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/183,888 Continuation US7309018B2 (en) | 2004-08-18 | 2005-07-19 | Semiconductor integrated circuit device and noncontact IC card |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080088366A1 true US20080088366A1 (en) | 2008-04-17 |
Family
ID=35908723
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/183,888 Active 2026-02-20 US7309018B2 (en) | 2004-08-18 | 2005-07-19 | Semiconductor integrated circuit device and noncontact IC card |
US11/951,052 Abandoned US20080088366A1 (en) | 2004-08-18 | 2007-12-05 | Semiconductor integrated circuit device and noncontact ic card |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/183,888 Active 2026-02-20 US7309018B2 (en) | 2004-08-18 | 2005-07-19 | Semiconductor integrated circuit device and noncontact IC card |
Country Status (2)
Country | Link |
---|---|
US (2) | US7309018B2 (en) |
JP (1) | JP2006060363A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090322484A1 (en) * | 2008-06-27 | 2009-12-31 | Renesas Technology Corp. | Semiconductor integrated circuit, ic card mounted with the semiconductor integrated circuit, and operation method for the same |
US20110142040A1 (en) * | 2009-12-16 | 2011-06-16 | Sony Corporation | Signal processing apparatus and signal processing method |
US10931519B2 (en) | 2013-02-12 | 2021-02-23 | Proton World International N.V. | Configuration of NFC routers for P2P communication |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100605100B1 (en) * | 2003-11-05 | 2006-07-26 | 삼성전자주식회사 | Ic card, ic card processor and ic card system to improve data transmission speed |
JP2006060363A (en) * | 2004-08-18 | 2006-03-02 | Renesas Technology Corp | Semiconductor integrated circuit and non-contact ic card |
JP4807978B2 (en) * | 2005-07-29 | 2011-11-02 | フェリカネットワークス株式会社 | Communication apparatus and communication method |
JP4877998B2 (en) | 2007-03-30 | 2012-02-15 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit device |
GB0714348D0 (en) | 2007-07-23 | 2007-09-05 | Innovision Res & Tech Plc | near field RF communications |
JP5148251B2 (en) | 2007-11-19 | 2013-02-20 | フェリカネットワークス株式会社 | IC card, information processing apparatus, communication method discrimination method, and program |
JP5040620B2 (en) * | 2007-11-29 | 2012-10-03 | ソニー株式会社 | Communication system and communication apparatus |
JP5225816B2 (en) * | 2008-11-20 | 2013-07-03 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP5428364B2 (en) * | 2009-02-06 | 2014-02-26 | 富士電機株式会社 | Non-contact communication device and decoding unit thereof |
JP2010204986A (en) | 2009-03-04 | 2010-09-16 | Sony Corp | Communication device, communication method, and program |
JP5339138B2 (en) | 2009-03-25 | 2013-11-13 | ソニー株式会社 | COMMUNICATION DEVICE, COMMUNICATION METHOD, AND PROGRAM |
JP5464418B2 (en) * | 2009-10-19 | 2014-04-09 | ソニー株式会社 | DEMODULATION DEVICE AND METHOD, AND ELECTRONIC DEVICE |
KR101610916B1 (en) * | 2010-02-23 | 2016-04-11 | 삼성전자주식회사 | Receiving system for use in near field communication and mode detection method therefore |
KR101075495B1 (en) * | 2010-07-06 | 2011-10-21 | 주식회사 하이닉스반도체 | Selection circuit for plurality semiconductor device including semiconductor module and operating method thereof |
JP5363519B2 (en) * | 2011-02-15 | 2013-12-11 | 日本電信電話株式会社 | Communication system, reader / writer, non-contact IC card, communication method |
ES2659984T3 (en) * | 2011-10-21 | 2018-03-20 | Itron Global Sarl | Multiple Protocol Receiver |
CN102522998A (en) * | 2011-11-12 | 2012-06-27 | 广州中大微电子有限公司 | TYPEB full rate decoding circuit suitable for NRZ coded signal |
US9106268B2 (en) * | 2012-09-12 | 2015-08-11 | Qualcomm Incorporated | Methods and apparatus for improving acquisition for NFC load modulation |
KR20220144533A (en) * | 2021-04-20 | 2022-10-27 | 삼성전자주식회사 | A nfc device, a method of operating the nfc device and a communication system including the nfc device |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4638358A (en) * | 1982-07-19 | 1987-01-20 | Matsushita Electric Industrial Co., Ltd. | Sampling clock reproducing circuit |
US5949796A (en) * | 1996-06-19 | 1999-09-07 | Kumar; Derek D. | In-band on-channel digital broadcasting method and system |
US20030137404A1 (en) * | 1999-06-10 | 2003-07-24 | Bonneau Walter C. | Multiple protocol smart card communication device |
US20030231717A1 (en) * | 2002-06-13 | 2003-12-18 | Masato Umetani | Regenerated data signal generation apparatus |
US20050034028A1 (en) * | 2003-08-05 | 2005-02-10 | Won-Woo Son | Device for testing smart card and method of testing the smart card |
US20050056704A1 (en) * | 2003-09-15 | 2005-03-17 | Ki-Yeol Kim | Contactless integrated circuit card with real-time protocol switching function and card system including the same |
US20050077356A1 (en) * | 2002-12-17 | 2005-04-14 | Sony Corp. | Communication system, communication method, and data processing apparatus |
US20050265428A1 (en) * | 2000-05-26 | 2005-12-01 | Freescale Semiconductor, Inc. | Low power, high resolution timing generator for ultra-wide bandwidth communication systems |
US6975665B1 (en) * | 2000-05-26 | 2005-12-13 | Freescale Semiconductor, Inc. | Low power, high resolution timing generator for ultra-wide bandwidth communication systems |
US7046694B2 (en) * | 1996-06-19 | 2006-05-16 | Digital Radio Express, Inc. | In-band on-channel digital broadcasting method and system |
US7209768B2 (en) * | 2001-03-07 | 2007-04-24 | Casio Computer Co., Ltd. | Connection unit radio communication system control method of connection unit and radio communication method |
US7309018B2 (en) * | 2004-08-18 | 2007-12-18 | Renesas Technology Corp. | Semiconductor integrated circuit device and noncontact IC card |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07271926A (en) * | 1994-03-31 | 1995-10-20 | Toppan Printing Co Ltd | Ic card reader/writer |
JPH09101941A (en) * | 1995-10-04 | 1997-04-15 | Hitachi Ltd | Communication control system |
JP3055497B2 (en) * | 1997-06-27 | 2000-06-26 | 日本電気株式会社 | Power consumption reduction device |
JP2000172806A (en) * | 1998-12-08 | 2000-06-23 | Hitachi Ltd | Non-contact ic card |
JP4824195B2 (en) * | 2001-05-18 | 2011-11-30 | 日本信号株式会社 | Non-contact type IC card reader / writer and control method thereof |
JP2003044801A (en) | 2001-07-27 | 2003-02-14 | Dainippon Printing Co Ltd | Portable information processor provided with a plurality of information transmitting means |
JP3819783B2 (en) * | 2002-02-08 | 2006-09-13 | 日本電信電話株式会社 | Non-contact IC card and reader / writer for non-contact IC card |
JP3592304B2 (en) * | 2002-02-21 | 2004-11-24 | 日本電信電話株式会社 | Optimal communication method selection method and contactless response device |
JP4023308B2 (en) * | 2002-12-17 | 2007-12-19 | ソニー株式会社 | Communication apparatus and communication method |
-
2004
- 2004-08-18 JP JP2004238151A patent/JP2006060363A/en active Pending
-
2005
- 2005-07-19 US US11/183,888 patent/US7309018B2/en active Active
-
2007
- 2007-12-05 US US11/951,052 patent/US20080088366A1/en not_active Abandoned
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4638358A (en) * | 1982-07-19 | 1987-01-20 | Matsushita Electric Industrial Co., Ltd. | Sampling clock reproducing circuit |
US5949796A (en) * | 1996-06-19 | 1999-09-07 | Kumar; Derek D. | In-band on-channel digital broadcasting method and system |
US7046694B2 (en) * | 1996-06-19 | 2006-05-16 | Digital Radio Express, Inc. | In-band on-channel digital broadcasting method and system |
US20030137404A1 (en) * | 1999-06-10 | 2003-07-24 | Bonneau Walter C. | Multiple protocol smart card communication device |
US20050265428A1 (en) * | 2000-05-26 | 2005-12-01 | Freescale Semiconductor, Inc. | Low power, high resolution timing generator for ultra-wide bandwidth communication systems |
US6975665B1 (en) * | 2000-05-26 | 2005-12-13 | Freescale Semiconductor, Inc. | Low power, high resolution timing generator for ultra-wide bandwidth communication systems |
US7209768B2 (en) * | 2001-03-07 | 2007-04-24 | Casio Computer Co., Ltd. | Connection unit radio communication system control method of connection unit and radio communication method |
US20030231717A1 (en) * | 2002-06-13 | 2003-12-18 | Masato Umetani | Regenerated data signal generation apparatus |
US20050077356A1 (en) * | 2002-12-17 | 2005-04-14 | Sony Corp. | Communication system, communication method, and data processing apparatus |
US20050034028A1 (en) * | 2003-08-05 | 2005-02-10 | Won-Woo Son | Device for testing smart card and method of testing the smart card |
US20050056704A1 (en) * | 2003-09-15 | 2005-03-17 | Ki-Yeol Kim | Contactless integrated circuit card with real-time protocol switching function and card system including the same |
US7309018B2 (en) * | 2004-08-18 | 2007-12-18 | Renesas Technology Corp. | Semiconductor integrated circuit device and noncontact IC card |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090322484A1 (en) * | 2008-06-27 | 2009-12-31 | Renesas Technology Corp. | Semiconductor integrated circuit, ic card mounted with the semiconductor integrated circuit, and operation method for the same |
US8643470B2 (en) | 2008-06-27 | 2014-02-04 | Renesas Electronics Corporation | Semiconductor integrated circuit, IC card mounted with the semiconductor integrated circuit, and operation method for the same |
US20110142040A1 (en) * | 2009-12-16 | 2011-06-16 | Sony Corporation | Signal processing apparatus and signal processing method |
US8547885B2 (en) * | 2009-12-16 | 2013-10-01 | Kazuhisa Funamoto | Apparatus and method for selection of communication method for communicating with an external apparatus |
US10931519B2 (en) | 2013-02-12 | 2021-02-23 | Proton World International N.V. | Configuration of NFC routers for P2P communication |
Also Published As
Publication number | Publication date |
---|---|
US20060038024A1 (en) | 2006-02-23 |
US7309018B2 (en) | 2007-12-18 |
JP2006060363A (en) | 2006-03-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7309018B2 (en) | Semiconductor integrated circuit device and noncontact IC card | |
US8643470B2 (en) | Semiconductor integrated circuit, IC card mounted with the semiconductor integrated circuit, and operation method for the same | |
US7365642B2 (en) | Semiconductor integrated circuit, mobile module, and message communication method | |
EP1880350B1 (en) | Contactless type integrated circuit card and method for communicating data by multiprotocol | |
US7703690B2 (en) | Non-contact IC apparatus and control method | |
EP1975855B1 (en) | Microprocessor card | |
US20030123567A1 (en) | Transmitter apparatus and communication system employing the same | |
US8543056B2 (en) | Communication device, communication method, and program | |
US7178737B2 (en) | Combination-type IC card | |
US7918403B2 (en) | Semiconductor integrated circuit device | |
WO2009109075A1 (en) | A device and a method for adjusting communication distance of a radio sim card | |
US7252241B2 (en) | Data communication system, data communication device, contactless communication medium, and communication device control program | |
US20040104809A1 (en) | Communication between electromagnetic transponders | |
US7187692B1 (en) | Information communication system, noncontact IC card, and IC chip | |
US7971794B2 (en) | Actively regulated modulation index for contactless IC devices | |
US10085268B2 (en) | Communications device and communications system | |
JP3929761B2 (en) | Semiconductor device operation control method, semiconductor device operation control program, recording medium recording semiconductor device operation control program, semiconductor device, and IC card | |
JP4284745B2 (en) | IC card communication system | |
JP2003018043A (en) | Communication unit | |
JP4352326B2 (en) | Reception device and semiconductor integrated circuit | |
JP2007257543A (en) | Composite portable electronic equipment and composite ic card | |
CN117278071B (en) | NFC-based compatible antenna control method, system and storage medium | |
JP2011024101A (en) | Information processing apparatus, communication method, and program | |
JP4758164B2 (en) | Information processing apparatus, communication circuit, and communication circuit processing method | |
JP2010109782A (en) | Communications device, communicating mobile terminal, and reader/writer for non-contact ic card |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:024864/0635 Effective date: 20100401 Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: MERGER;ASSIGNOR:RENESAS TECHNOLOGY CORP.;REEL/FRAME:024879/0190 Effective date: 20100401 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |