US20080036017A1 - Method and structure to use an etch resistant liner on transistor gate structure to achieve high device performance - Google Patents
Method and structure to use an etch resistant liner on transistor gate structure to achieve high device performance Download PDFInfo
- Publication number
- US20080036017A1 US20080036017A1 US11/836,193 US83619307A US2008036017A1 US 20080036017 A1 US20080036017 A1 US 20080036017A1 US 83619307 A US83619307 A US 83619307A US 2008036017 A1 US2008036017 A1 US 2008036017A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- gate stack
- liner
- sidewalls
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title description 49
- 239000000758 substrate Substances 0.000 claims abstract description 160
- 125000006850 spacer group Chemical group 0.000 claims abstract description 83
- 239000004065 semiconductor Substances 0.000 claims abstract description 36
- 239000004020 conductor Substances 0.000 claims description 35
- 239000000463 material Substances 0.000 claims description 18
- 229910021332 silicide Inorganic materials 0.000 claims description 13
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 13
- 229910004481 Ta2O3 Inorganic materials 0.000 claims description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 2
- 229910052593 corundum Inorganic materials 0.000 claims description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 2
- 229920005591 polysilicon Polymers 0.000 claims description 2
- 229910001845 yogo sapphire Inorganic materials 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 22
- 229920002120 photoresistant polymer Polymers 0.000 description 20
- 150000002500 ions Chemical class 0.000 description 16
- 239000011241 protective layer Substances 0.000 description 16
- 230000015572 biosynthetic process Effects 0.000 description 11
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 238000005468 ion implantation Methods 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- 230000007423 decrease Effects 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- -1 Si3N4 Chemical class 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 238000002294 plasma sputter deposition Methods 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823443—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823468—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
Definitions
- the present invention relates generally to semiconductor devices and the fabrication thereof, and more particularly, to the design of a semiconductor device using an etch resistant liner on a transistor gate and/or a resistor gate.
- Spacers are conventionally used to protect the sidewalls of a gate stack during the processes required to form silicide on a top surface of the gate stack and within the source/drain region of a transistor.
- the wafer Prior to the formation of silicide the wafer undergoes a conventional preclean process to prepare the top surface of the gate stack and the source/drain region for silicide formation.
- the spacers are not resistant enough to withstand the proclean process, and portions of the spacer may become inadvertently removed. As a result, portions of the gate stack sidewall become exposed. The exposed portions of the gate stack sidewall are then susceptible to silicide formation.
- Silicide formed on the sidewalls of the gate stack can lead to electrical shorts between the silicide on the top of the gate stack and the silicide within the source/drain region at the base of the gate stack.
- semiconductor devices are continually being scaled down, and the distance between the top of the gate stack and the source/drain region is being reduced, the likelihood of electrical shorts due to the silicide formed on the sidewalls of the gate stack increases.
- the preclean process mentioned above also tends to affect resistors formed adjacent to the transistors.
- the present invention provides an etch resistant liner formed over a transistor gate stack and a resistor gate stack that solves the above-stated problems.
- a first aspect of the invention provides a method of forming a semiconductor device, comprising: providing a substrate having a gate stack on the surface of the substrate; forming an etch resistant liner over the gate stack; forming a spacer over the liner along sidewalls of the gate stack; removing the liner from regions of the substrate and gate stack not covered by the spacer, and leaving the liner in regions of the substrate and gate stack covered by the spacer; and forming a conductive material in the regions of the substrate and gate stack not covered by the liner.
- a second aspect of the invention provides a method of forming a semiconductor device, comprising: providing a substrate having a first gate stack and a second gate stack on the surface of the substrate; forming a liner over the first and second gate stacks; forming a spacer over the liner and along the sidewalls of the first and second gate stacks; removing the liner from regions of the substrate and gate stacks not covered by the spacer; forming a protective layer over the second gate stack; and forming a conductive material in the regions not covered by the liner.
- a third aspect of the invention provides a semiconductor device, comprising: a gate stack formed on a substrate; an etch resistant liner covering sidewalls of the gate stack and a portion of the substrate adjacent the gate stack; a spacer on the liner along the sidewalls of the gate stack; and a conductive material within a top region of the gate stack and within source and drain regions of the substrate, wherein the source and drain regions are located where the liner ends on the substrate.
- a fourth aspect of the invention provides a semiconductor device, comprising: a transistor gate stack and a resistor gate stack formed on a substrate; a first spacer along sidewalls of the transistor and resistor gate stacks; a liner over the first spacer of the transistor and resistor gate stacks, and along a portion of the substrate at a base of the transistor and resistor gate stacks, wherein the liner extends along the substrate to a designated location of transistor source and drain regions; a spacer on the liner along the sidewalls of at least the transistor gate stack; and a conductive material within a top surface of the transistor gate stack and within the transistor source and drain regions.
- FIG. 1 depicts a portion of a semiconductor device in accordance with a first embodiment having a first and a second gate stack formed on a substrate;
- FIG. 2 depicts the substrate of FIG. 1 having a first spacer formed along sidewalls of the gate stacks;
- FIG. 3 depicts the substrate of FIG. 2 having a liner formed over the surface of the substrate
- FIG. 4 depicts the substrate of FIG. 3 having a second spacer formed over the liner and along the gate stack sidewalls, and an ion implant performed on the surface of the substrate;
- FIG. 5 depicts the substrate of FIG. 4 having portions of the liner removed from the surface of the substrate
- FIG. 6 depicts the substrate of FIG. 5 having a protective layer deposited over the surface of the substrate, and a photoresist layer formed over the second gate stack region;
- FIG. 7 depicts the substrate of FIG. 6 after the protective layer is removed from the surface of the substrate in the first gate stack region
- FIG. 8 a depicts the substrate of FIG. 7 following a preclean process
- FIG. 8 b depicts the first gate stack of FIG. 7 before the preclean process
- FIG. 8 c depicts the first gate stack of FIG. 8 a after the preclean process
- FIG. 9 depicts the substrate of FIG. 8 a having a conductive material formed in select regions of the substrate
- FIG. 10 depicts a portion of a semiconductor device in accordance with a second embodiment having a first and a second gate stack formed on a substrate, and a photoresist layer formed over the second gate stack region during an ion implant;
- FIG. 11 depicts the substrate of FIG. 10 having portions of the liner removed from the surface of the substrate in the first gate stack region;
- FIG. 12 depicts the substrate of FIG. 11 having a protective layer deposited over the surface of the substrate, and a photoresist layer formed over the second gate stack region;
- FIG. 13 depicts the substrate of FIG. 12 after the protective layer is removed from the surface of the substrate in the first gate stack region
- FIG. 14 depicts the substrate of FIG. 13 following a preclean process
- FIG. 15 depicts the substrate of FIG. 14 having a conductive material formed in select regions of the substrate
- FIG. 16 depicts a portion of a semiconductor device in accordance with a third embodiment having a first and a second gate stack formed on a substrate, and a liner formed over the surface of the substrate;
- FIG. 17 depicts the substrate of FIG. 16 during ion implantation
- FIG. 18 depicts the substrate of FIG. 17 having portions of the liner removed from the surface of the substrate
- FIG. 19 depicts the substrate of FIG. 18 having a protective layer deposited over the surface of the substrate, and a photoresist layer formed over the second gate stack region;
- FIG. 20 depicts the substrate of FIG. 19 after the protective layer is removed from the surface of the substrate in the first gate stack region
- FIG. 21 depicts the substrate of FIG. 20 following a preclean process
- FIG. 22 depicts the substrate of FIG. 21 having a conductive material formed in select regions of the substrate
- FIG. 23 depicts a portion of a semiconductor device in accordance with a fourth embodiment having a first and a second gate stack formed on a substrate, a liner formed over the surface of the substrate, and a first spacer formed over the liner along sidewalls of the gate stack;
- FIG. 24 depicts the substrate of FIG. 23 having a photoresist layer covering the second gate stack region during ion implantation
- FIG. 25 depicts the substrate of FIG. 24 having portions of the liner removed from the surface of the substrate
- FIG. 26 depicts the substrate of FIG. 25 having a protective layer deposited over the surface of the substrate, and a photoresist layer formed over the second gate stack region;
- FIG. 27 depicts the substrate of FIG. 26 after the protective layer is removed from the surface of the substrate in the first gate stack region
- FIG. 28 depicts the substrate of FIG. 27 following a preclean process
- FIG. 29 depicts the substrate of FIG. 28 having a conductive material formed in select regions of the substrate.
- FIG. 1 shows a semiconductor substrate 10 having an STI 12 formed within the substrate 10 as is known in the art.
- the substrate 10 may comprise silicon, or other similarly used material.
- Active regions 14 , 16 will be formed on each side of the STI 12 .
- a transistor will be formed in the first active region 14
- a resistor will be formed in the second active region 16 .
- Each active region 14 , 16 has a gate dielectric layer 18 separating the substrate 10 from a gate stack 20 , 22 .
- the gate stacks 20 , 22 may be formed using conventional processes, and comprise polysilicon, or other similarly used material.
- a first spacer 24 is formed along sidewalls 26 of the gate stacks 20 , 22 .
- the first spacer 24 may comprise an oxide material, or other similarly used material.
- the first spacer 24 may be formed using an oxidation process wherein oxide is deposited on the sidewalls 26 using chemical-vapor deposition (CVD), plasma-enhanced chemical-vapor deposition (PECVD), or other similar process. The oxide is then etched using a reactive ion etch (RIE), or other similar process.
- the first spacer 24 may be formed having a thickness of about 50 ⁇ -200 ⁇ .
- a liner 28 is formed over the surface of the substrate 10 conformally covering the gate stacks 20 , 22 and first spacer 24 .
- the liner 28 comprises an etch resistant material, e.g., a material having a high dielectric constant, (wherein “high” refers to a dielectric constant (K) of at least 7, and may be in the range of about 7-150).
- the liner 28 may comprise a high K material such as Al 2 O 3 , HfO 2 , Ta 2 O 3 , or other similar material.
- the liner 28 may comprise an etch resistant material other than a high K material such as SiC.
- the liner 28 may be formed having a thickness in the range of about 25 ⁇ -250 ⁇ .
- the liner 28 may be conformally deposited using CVD, atomic layer deposition (ALD), plasma-assisted CVD, sputtering, or other similar process.
- a second spacer 30 is formed on the liner 28 along the sidewalls 26 of the gate stacks 20 , 22 .
- the second spacer 30 may comprise an insulative material, such as a nitride, e.g., Si 3 N 4 , or other similarly used insulative material.
- the material for the second spacer 30 may be deposited using CVD, PECVD, or other similar process. Thereafter, a RIE, or other similar process, may be used to remove the excess material thereby forming the second spacer 30 .
- the second spacer 30 may be formed having a thickness of about 200 ⁇ -800 ⁇ .
- Ions 32 such as Ge, Xe, Si, etc. are then implanted into the surface of the substrate 10 in order to damage exposed regions 34 , 36 of the liner 28 , or the regions 34 , 36 not covered by the second spacer 30 .
- the exposed region 34 of the liner 28 on top of the gate stacks 20 , 22 , and the exposed regions 36 of the liner 28 on the substrate 10 adjacent the gate stacks 20 , 22 are intentionally damaged by the ion implant. Thereafter, the damaged portions of the liner 28 in regions 34 and 36 are chemically removed using a wet etch, as illustrated in FIG. 5 .
- an insulative layer 38 is conformally deposited over the surface of the substrate 10 .
- a photoresist 40 is then deposited, patterned and etched, using conventional processes, in order to cover the resistor region 16 of the substrate 10 and leave the transistor region 14 of the substrate 10 uncovered.
- An etch process such as a RIE, or other similar process, may be performed to remove the insulative layer 38 from the surface of the substrate 10 in the transistor region 14 .
- the remaining photoresist 40 is removed leaving a protective layer 38 over the resistor region 16 of the substrate 10 , as illustrated in FIG. 7 .
- the surface of the substrate 10 is cleaned, using a “preclean” process, to prepare the surface of the substrate 10 in the transistor region 14 for the formation of a conductive material.
- a “preclean” process For example, a hydro-fluoride (HF) chemical proclean process may be performed.
- HF hydro-fluoride
- the second spacer 30 is unintentionally etched due to a lack of etch resistance.
- the thickness of the second spacer 30 is decreased, as illustrated in FIGS. 8 a - c .
- FIG. 8 b shows the thickness 42 of the second spacer 30 before the preclean process is performed.
- the thickness 42 of the second spacer 30 is such that it extends to about an end 44 of the liner 28 that is adjacent to, or along a portion of the substrate 10 at, the base of the gate stack 20 .
- the thickness 46 ( FIG. 8 c ) of the second spacer 30 is reduced, such that the second spacer 30 does not extend to the end 44 of the liner 28 adjacent to, or along a portion of the substrate at, the base of the gate stack 20 .
- the second spacer 30 on the resistor gate stack 22 is not affected by the preclean because the gate stack 22 and spacers 24 , 30 are protected by layer 38 .
- a conductive material 48 e.g., silicide, or other similar material, is formed on the top region 34 of the transistor gate stack 20 and in source/drain regions 50 of the transistor.
- the conductive material 48 may be formed by uniformly depositing a layer of a refractory metal, such as cobalt or titanium, over the surface of the substrate 10 , using PVD, CVD, sputtering, or other similar process.
- the metal is then annealed, for example, exposed to 700° C. for about 30 seconds. During the annealing process the metal diffuses into the exposed regions of silicon to form silicide. Thereafter, non-reacted cobalt metal is chemically removed.
- the liner 28 defines, or determines, where the conductive material 48 is formed in relation to the transistor gate stack 20 . If the liner 28 had not been used the conductive material 48 within the source/drain region 50 would have formed much closer to the base of the gate stack 20 , because the preclean process performed before the conductive material 48 is formed reduces the thickness 46 of the second spacer 30 (refer to FIG. 8 c ). The liner 28 covers the silicon within the substrate 10 in region 52 , (the region that was originally covered by the second spacer 30 prior to the preclean process), thereby preventing conductive material 48 from forming in that region 52 .
- the liner 28 prevents the removal of the first spacer 24 from the sidewalls 26 of the gate stacks 20 , 22 during the preclean process. Since there are no breaches formed within the first spacer 24 , the sidewalls of the gate stacks 20 , 22 are not susceptible to formation of the conductive material 48 . As described in the related art, conductive material 48 formed on the sidewalls 26 of the transistor gate stack 20 increases the occurrence of electrical shorting between the conductive material 48 on the top region of the gate stack 20 and the conductive material 48 within the source/drain region 50 . Also, conductive material 48 formed on the sidewalls 26 of the resistor gate stack 22 decreases resistance of the resistor.
- FIGS. 10-15 A second embodiment is illustrated in FIGS. 10-15 .
- the liner 28 on the top region 34 of the resistor gate stack 22 , and the liner 28 in the region 36 adjacent the resistor gate stack 22 are not removed.
- a masking layer, or photoresist layer 54 is deposited over the substrate 10 .
- the photoresist layer 54 is patterned and etched to expose the transistor region 14 of the substrate 10 .
- the ions 32 implanted, as described above, will damage the exposed regions 34 , 36 of the liner 28 in the transistor region 14 only, but the liner 28 in the resistor region 16 will not be damaged.
- the wet etch is performed to remove the damaged portions of the liner 28 in regions 34 and 36 , and the photoresist 54 is removed, as illustrated in FIG. 11 .
- the protective layer 38 is conformally deposited over the surface of the substrate 10 ( FIG. 12 ).
- a photoresist 40 is then deposited, patterned and etched, using conventional processes, to cover the resistor region 16 of the substrate 10 and leave the transistor region 14 of the substrate 10 uncovered ( FIG. 12 ).
- An etch process such as a RIE, or other similar process, is performed to remove the protective layer 38 from the surface of the substrate 10 in the transistor region 14 , as illustrated in FIG. 13 .
- the remaining photoresist 40 is also removed leaving the protective layer 38 over the resistor region 16 of the substrate 10 ( FIG. 13 ).
- the preclean process is performed to prepare the surface of the substrate 10 in the transistor region 14 for the formation of the conductive material 48 .
- the thickness of the second spacer 30 decreases during the preclean process ( FIG. 14 ).
- the second spacer 30 along the sidewalls of the resistor gate stack 22 is protected by layer 38 during the preclean process.
- the first spacer 24 and the resistor gate stack 22 are not affected by the preclean because the gate stack 22 and the first spacer 24 are protected by liner 28 .
- Conductive material 48 is then formed on the top region 34 of the transistor gate stack 20 and in the source/drain regions 50 of the transistor ( FIG. 15 ).
- the resistor region 16 forms no conductive material 48 because the liner 28 covering the entire surface of the resistor region 16 ensures that there are no breaches in the spacers 24 , 30 or protective layer 38 during the conductive material 48 preclean process.
- FIGS. 16-22 A third embodiment is illustrated in FIGS. 16-22 .
- the liner 28 is formed directly on the gate stacks 20 , 22 , as illustrated in FIG. 16 .
- spacer 30 is formed on the liner 28 along the sidewalls 26 of the gate stacks 20 , 22 , as illustrated in FIG. 17 .
- Ions 32 may then be implanted into the surface of the substrate 10 to damage exposed regions of the liner 30 , as illustrated in FIG. 17 .
- the exposed regions of the liner 28 are intentionally damaged by the ion implantation.
- the damaged portions of the liner 28 are then chemically removed using a wet etch, as illustrated in FIG. 18 .
- layer 38 is conformally deposited over the surface of the substrate 10 .
- a photoresist 40 is then deposited, patterned and etched, using conventional processes, to cover the resistor region 16 of the substrate 10 and leave the transistor region 14 of the substrate 10 uncovered.
- An etch process removes layer 38 from the surface of the substrate 10 in the transistor region 14 .
- the remaining photoresist 40 is removed leaving a protective layer 38 over the resistor region 16 of the substrate 10 , as illustrated in FIG. 20 .
- the preclean process is performed to prepare the surface of the substrate 10 in the transistor region 14 for the formation of the conductive material 48 .
- the second spacer 30 is etched during the preclean process, thereby decreasing the thickness of the second spacer 30 , as illustrated in FIG. 21 .
- the conductive material 48 is formed on the top region 34 of the transistor gate stack 20 and in the source/drain regions 50 of the transistor.
- a fourth embodiment combines portions of the second and third embodiments, and is illustrated in FIGS. 16 and 23 - 29 .
- the liner 28 is formed directly on the gate stacks 20 , 22 , without forming the first spacer 24 , as illustrated in FIG. 16 .
- spacer 30 is formed on the liner 28 along the sidewalls 26 of the gate stacks 20 , 22 , as illustrated in FIG. 23 .
- Photoresist layer 54 is then deposited, patterned and etched, as described in the second embodiment, in order to protect the resistor region 16 of the substrate 10 and expose the transistor region 14 of the substrate 10 , as illustrated in FIG. 24 .
- Ions 32 may then be implanted into the surface of the substrate 10 to damage exposed regions 34 , 36 of the liner 28 , as illustrated in FIG. 24 .
- the exposed regions 34 , 36 of the liner 28 are intentionally damaged by the ion implantation.
- the photoresist layer 54 prevents the resistor region 16 from exposure to the ions 32 , thereby protecting the liner 28 in the resistor region 16 from damage, and ultimately from removal.
- the photoresist layer 54 is removed, and the damaged portions of the liner 28 are then chemically removed using a wet etch, as illustrated in FIG. 25 .
- layer 38 is conformally deposited over the surface of the substrate 10 .
- Photoresist 40 is then deposited, patterned and etched to cover the resistor region 16 of the substrate 10 and leave the transistor region 14 of the substrate 10 uncovered.
- An etch process removes layer 38 from the surface of the substrate 10 in the transistor region 14 .
- the remaining photoresist 40 is removed leaving a protective layer 38 over the resistor region 16 of the substrate 10 , as illustrated in FIG. 27 .
- the preclean process is performed to prepare the surface of the substrate 10 in the transistor region 14 for the formation of the conductive material 48 .
- spacer 30 is etched during the preclean process, thereby decreasing the thickness of the spacer 30 ( FIG. 28 ).
- the conductive material 48 is formed on the top region 34 of the transistor gate stack 20 and in the source/drain regions 50 of the transistor.
Abstract
Description
- This application is a divisional of Ser. No. 11/369,409, filed, Mar. 7, 2006; which is a divisional of Ser. No. 10/713,227, U.S. Pat. No. 7,064,027.
- 1. Technical Field
- The present invention relates generally to semiconductor devices and the fabrication thereof, and more particularly, to the design of a semiconductor device using an etch resistant liner on a transistor gate and/or a resistor gate.
- 2. Related Art
- Spacers are conventionally used to protect the sidewalls of a gate stack during the processes required to form silicide on a top surface of the gate stack and within the source/drain region of a transistor. Prior to the formation of silicide the wafer undergoes a conventional preclean process to prepare the top surface of the gate stack and the source/drain region for silicide formation. Unfortunately, the spacers are not resistant enough to withstand the proclean process, and portions of the spacer may become inadvertently removed. As a result, portions of the gate stack sidewall become exposed. The exposed portions of the gate stack sidewall are then susceptible to silicide formation. Silicide formed on the sidewalls of the gate stack can lead to electrical shorts between the silicide on the top of the gate stack and the silicide within the source/drain region at the base of the gate stack. As semiconductor devices are continually being scaled down, and the distance between the top of the gate stack and the source/drain region is being reduced, the likelihood of electrical shorts due to the silicide formed on the sidewalls of the gate stack increases.
- The preclean process mentioned above also tends to affect resistors formed adjacent to the transistors. In order to maintain the designed resistance it is desirable to prevent silicide formation within or around the resistor gate stack. Portions of the spacers protecting the sidewalls of the resistor gate stack may become removed during the preclean process. As with the transistor, the exposed portions of the resistor gate stack are susceptible to silicide formation, which tends to decrease resistance.
- Therefore, there is a need in the industry for a method of forming a transistor and/or resistor gate that overcomes the above problems.
- The present invention provides an etch resistant liner formed over a transistor gate stack and a resistor gate stack that solves the above-stated problems.
- A first aspect of the invention provides a method of forming a semiconductor device, comprising: providing a substrate having a gate stack on the surface of the substrate; forming an etch resistant liner over the gate stack; forming a spacer over the liner along sidewalls of the gate stack; removing the liner from regions of the substrate and gate stack not covered by the spacer, and leaving the liner in regions of the substrate and gate stack covered by the spacer; and forming a conductive material in the regions of the substrate and gate stack not covered by the liner.
- A second aspect of the invention provides a method of forming a semiconductor device, comprising: providing a substrate having a first gate stack and a second gate stack on the surface of the substrate; forming a liner over the first and second gate stacks; forming a spacer over the liner and along the sidewalls of the first and second gate stacks; removing the liner from regions of the substrate and gate stacks not covered by the spacer; forming a protective layer over the second gate stack; and forming a conductive material in the regions not covered by the liner.
- A third aspect of the invention provides a semiconductor device, comprising: a gate stack formed on a substrate; an etch resistant liner covering sidewalls of the gate stack and a portion of the substrate adjacent the gate stack; a spacer on the liner along the sidewalls of the gate stack; and a conductive material within a top region of the gate stack and within source and drain regions of the substrate, wherein the source and drain regions are located where the liner ends on the substrate.
- A fourth aspect of the invention provides a semiconductor device, comprising: a transistor gate stack and a resistor gate stack formed on a substrate; a first spacer along sidewalls of the transistor and resistor gate stacks; a liner over the first spacer of the transistor and resistor gate stacks, and along a portion of the substrate at a base of the transistor and resistor gate stacks, wherein the liner extends along the substrate to a designated location of transistor source and drain regions; a spacer on the liner along the sidewalls of at least the transistor gate stack; and a conductive material within a top surface of the transistor gate stack and within the transistor source and drain regions.
- The foregoing and other features and advantages of the invention will be apparent from the following more particular description of the embodiments of the invention.
- The embodiments of this invention will be described in detail, with reference to the following figures, wherein like designations denote like elements, and wherein:
-
FIG. 1 depicts a portion of a semiconductor device in accordance with a first embodiment having a first and a second gate stack formed on a substrate; -
FIG. 2 depicts the substrate ofFIG. 1 having a first spacer formed along sidewalls of the gate stacks; -
FIG. 3 depicts the substrate ofFIG. 2 having a liner formed over the surface of the substrate; -
FIG. 4 depicts the substrate ofFIG. 3 having a second spacer formed over the liner and along the gate stack sidewalls, and an ion implant performed on the surface of the substrate; -
FIG. 5 depicts the substrate ofFIG. 4 having portions of the liner removed from the surface of the substrate; -
FIG. 6 depicts the substrate ofFIG. 5 having a protective layer deposited over the surface of the substrate, and a photoresist layer formed over the second gate stack region; -
FIG. 7 depicts the substrate ofFIG. 6 after the protective layer is removed from the surface of the substrate in the first gate stack region; -
FIG. 8 a depicts the substrate ofFIG. 7 following a preclean process; -
FIG. 8 b depicts the first gate stack ofFIG. 7 before the preclean process; -
FIG. 8 c depicts the first gate stack ofFIG. 8 a after the preclean process; -
FIG. 9 depicts the substrate ofFIG. 8 a having a conductive material formed in select regions of the substrate; -
FIG. 10 depicts a portion of a semiconductor device in accordance with a second embodiment having a first and a second gate stack formed on a substrate, and a photoresist layer formed over the second gate stack region during an ion implant; -
FIG. 11 depicts the substrate ofFIG. 10 having portions of the liner removed from the surface of the substrate in the first gate stack region; -
FIG. 12 depicts the substrate ofFIG. 11 having a protective layer deposited over the surface of the substrate, and a photoresist layer formed over the second gate stack region; -
FIG. 13 depicts the substrate ofFIG. 12 after the protective layer is removed from the surface of the substrate in the first gate stack region; -
FIG. 14 depicts the substrate ofFIG. 13 following a preclean process; -
FIG. 15 depicts the substrate ofFIG. 14 having a conductive material formed in select regions of the substrate; -
FIG. 16 depicts a portion of a semiconductor device in accordance with a third embodiment having a first and a second gate stack formed on a substrate, and a liner formed over the surface of the substrate; -
FIG. 17 depicts the substrate ofFIG. 16 during ion implantation; -
FIG. 18 depicts the substrate ofFIG. 17 having portions of the liner removed from the surface of the substrate; -
FIG. 19 depicts the substrate ofFIG. 18 having a protective layer deposited over the surface of the substrate, and a photoresist layer formed over the second gate stack region; -
FIG. 20 depicts the substrate ofFIG. 19 after the protective layer is removed from the surface of the substrate in the first gate stack region; -
FIG. 21 depicts the substrate ofFIG. 20 following a preclean process; -
FIG. 22 depicts the substrate ofFIG. 21 having a conductive material formed in select regions of the substrate; -
FIG. 23 depicts a portion of a semiconductor device in accordance with a fourth embodiment having a first and a second gate stack formed on a substrate, a liner formed over the surface of the substrate, and a first spacer formed over the liner along sidewalls of the gate stack; -
FIG. 24 depicts the substrate ofFIG. 23 having a photoresist layer covering the second gate stack region during ion implantation; -
FIG. 25 depicts the substrate ofFIG. 24 having portions of the liner removed from the surface of the substrate; -
FIG. 26 depicts the substrate ofFIG. 25 having a protective layer deposited over the surface of the substrate, and a photoresist layer formed over the second gate stack region; -
FIG. 27 depicts the substrate ofFIG. 26 after the protective layer is removed from the surface of the substrate in the first gate stack region; -
FIG. 28 depicts the substrate ofFIG. 27 following a preclean process; and -
FIG. 29 depicts the substrate ofFIG. 28 having a conductive material formed in select regions of the substrate. - Although certain embodiments of the present invention will be shown and described in detail, it should be understood that various changes and modifications might be made without departing from the scope of the appended claims. The scope of the present invention will in no way be limited to the number of constituting components, the materials thereof, the shapes thereof, the relative arrangement thereof, etc. Although the drawings are intended to illustrate the present invention, the drawings are not necessarily drawn to scale.
-
FIG. 1 shows asemiconductor substrate 10 having anSTI 12 formed within thesubstrate 10 as is known in the art. Thesubstrate 10 may comprise silicon, or other similarly used material.Active regions STI 12. In particular, a transistor will be formed in the firstactive region 14, and a resistor will be formed in the secondactive region 16. Eachactive region gate dielectric layer 18 separating thesubstrate 10 from agate stack - As illustrated in
FIG. 2 , afirst spacer 24 is formed along sidewalls 26 of the gate stacks 20, 22. Thefirst spacer 24 may comprise an oxide material, or other similarly used material. Thefirst spacer 24 may be formed using an oxidation process wherein oxide is deposited on thesidewalls 26 using chemical-vapor deposition (CVD), plasma-enhanced chemical-vapor deposition (PECVD), or other similar process. The oxide is then etched using a reactive ion etch (RIE), or other similar process. Thefirst spacer 24 may be formed having a thickness of about 50 Å-200 Å. - As illustrated in
FIG. 3 , aliner 28 is formed over the surface of thesubstrate 10 conformally covering the gate stacks 20, 22 andfirst spacer 24. Theliner 28 comprises an etch resistant material, e.g., a material having a high dielectric constant, (wherein “high” refers to a dielectric constant (K) of at least 7, and may be in the range of about 7-150). For example, theliner 28 may comprise a high K material such as Al2O3, HfO2, Ta2O3, or other similar material. Alternatively, theliner 28 may comprise an etch resistant material other than a high K material such as SiC. Theliner 28 may be formed having a thickness in the range of about 25 Å-250 Å. Theliner 28 may be conformally deposited using CVD, atomic layer deposition (ALD), plasma-assisted CVD, sputtering, or other similar process. - As illustrated in
FIG. 4 , asecond spacer 30 is formed on theliner 28 along thesidewalls 26 of the gate stacks 20, 22. Thesecond spacer 30 may comprise an insulative material, such as a nitride, e.g., Si3N4, or other similarly used insulative material. The material for thesecond spacer 30 may be deposited using CVD, PECVD, or other similar process. Thereafter, a RIE, or other similar process, may be used to remove the excess material thereby forming thesecond spacer 30. Thesecond spacer 30 may be formed having a thickness of about 200 Å-800 Å. -
Ions 32, such as Ge, Xe, Si, etc., are then implanted into the surface of thesubstrate 10 in order to damage exposedregions liner 28, or theregions second spacer 30. Specifically, the exposedregion 34 of theliner 28 on top of the gate stacks 20, 22, and the exposedregions 36 of theliner 28 on thesubstrate 10 adjacent the gate stacks 20, 22 are intentionally damaged by the ion implant. Thereafter, the damaged portions of theliner 28 inregions FIG. 5 . - As illustrated in
FIG. 6 , aninsulative layer 38 is conformally deposited over the surface of thesubstrate 10. Aphotoresist 40 is then deposited, patterned and etched, using conventional processes, in order to cover theresistor region 16 of thesubstrate 10 and leave thetransistor region 14 of thesubstrate 10 uncovered. An etch process, such as a RIE, or other similar process, may be performed to remove theinsulative layer 38 from the surface of thesubstrate 10 in thetransistor region 14. The remainingphotoresist 40 is removed leaving aprotective layer 38 over theresistor region 16 of thesubstrate 10, as illustrated inFIG. 7 . - The surface of the
substrate 10 is cleaned, using a “preclean” process, to prepare the surface of thesubstrate 10 in thetransistor region 14 for the formation of a conductive material. For example, a hydro-fluoride (HF) chemical proclean process may be performed. During the preclean process thesecond spacer 30 is unintentionally etched due to a lack of etch resistance. As a result, the thickness of thesecond spacer 30 is decreased, as illustrated inFIGS. 8 a-c. Specifically,FIG. 8 b shows thethickness 42 of thesecond spacer 30 before the preclean process is performed. At that time thethickness 42 of thesecond spacer 30 is such that it extends to about anend 44 of theliner 28 that is adjacent to, or along a portion of thesubstrate 10 at, the base of thegate stack 20. After the preclean process the thickness 46 (FIG. 8 c) of thesecond spacer 30 is reduced, such that thesecond spacer 30 does not extend to theend 44 of theliner 28 adjacent to, or along a portion of the substrate at, the base of thegate stack 20. In this embodiment, thesecond spacer 30 on theresistor gate stack 22 is not affected by the preclean because thegate stack 22 andspacers layer 38. - As illustrated in
FIG. 9 , aconductive material 48, e.g., silicide, or other similar material, is formed on thetop region 34 of thetransistor gate stack 20 and in source/drain regions 50 of the transistor. Theconductive material 48 may be formed by uniformly depositing a layer of a refractory metal, such as cobalt or titanium, over the surface of thesubstrate 10, using PVD, CVD, sputtering, or other similar process. The metal is then annealed, for example, exposed to 700° C. for about 30 seconds. During the annealing process the metal diffuses into the exposed regions of silicon to form silicide. Thereafter, non-reacted cobalt metal is chemically removed. - It should be noted that the
liner 28 defines, or determines, where theconductive material 48 is formed in relation to thetransistor gate stack 20. If theliner 28 had not been used theconductive material 48 within the source/drain region 50 would have formed much closer to the base of thegate stack 20, because the preclean process performed before theconductive material 48 is formed reduces thethickness 46 of the second spacer 30 (refer toFIG. 8 c). Theliner 28 covers the silicon within thesubstrate 10 inregion 52, (the region that was originally covered by thesecond spacer 30 prior to the preclean process), thereby preventingconductive material 48 from forming in thatregion 52. Had theconductive material 48 formed too close to the base of thegate stack 20 there would be a greater likelihood of electrical shorts between theconductive material 48 on thetop region 34 of thetransistor gate stack 20 and theconductive material 48 within the source/drain region 50 of thetransistor gate stack 20. - Additionally, the
liner 28 prevents the removal of thefirst spacer 24 from thesidewalls 26 of the gate stacks 20, 22 during the preclean process. Since there are no breaches formed within thefirst spacer 24, the sidewalls of the gate stacks 20, 22 are not susceptible to formation of theconductive material 48. As described in the related art,conductive material 48 formed on thesidewalls 26 of thetransistor gate stack 20 increases the occurrence of electrical shorting between theconductive material 48 on the top region of thegate stack 20 and theconductive material 48 within the source/drain region 50. Also,conductive material 48 formed on thesidewalls 26 of theresistor gate stack 22 decreases resistance of the resistor. - A second embodiment is illustrated in
FIGS. 10-15 . In this embodiment theliner 28 on thetop region 34 of theresistor gate stack 22, and theliner 28 in theregion 36 adjacent theresistor gate stack 22 are not removed. In particular, following formation of thesecond spacer 30 on theliner 28 along thesidewalls 26 of the transistor and resistor gate stacks 20, 22, in accordance with the first embodiment (FIGS. 1-4 ), a masking layer, orphotoresist layer 54 is deposited over thesubstrate 10. As illustrated inFIG. 10 , thephotoresist layer 54 is patterned and etched to expose thetransistor region 14 of thesubstrate 10. Theions 32 implanted, as described above, will damage the exposedregions liner 28 in thetransistor region 14 only, but theliner 28 in theresistor region 16 will not be damaged. - Thereafter, the wet etch is performed to remove the damaged portions of the
liner 28 inregions photoresist 54 is removed, as illustrated inFIG. 11 . As described in connection with the first embodiment, theprotective layer 38 is conformally deposited over the surface of the substrate 10 (FIG. 12 ). Aphotoresist 40 is then deposited, patterned and etched, using conventional processes, to cover theresistor region 16 of thesubstrate 10 and leave thetransistor region 14 of thesubstrate 10 uncovered (FIG. 12 ). An etch process, such as a RIE, or other similar process, is performed to remove theprotective layer 38 from the surface of thesubstrate 10 in thetransistor region 14, as illustrated inFIG. 13 . The remainingphotoresist 40 is also removed leaving theprotective layer 38 over theresistor region 16 of the substrate 10 (FIG. 13 ). - Thereafter, the preclean process is performed to prepare the surface of the
substrate 10 in thetransistor region 14 for the formation of theconductive material 48. As described above, the thickness of thesecond spacer 30 decreases during the preclean process (FIG. 14 ). Thesecond spacer 30 along the sidewalls of theresistor gate stack 22 is protected bylayer 38 during the preclean process. In addition, thefirst spacer 24 and theresistor gate stack 22 are not affected by the preclean because thegate stack 22 and thefirst spacer 24 are protected byliner 28. -
Conductive material 48 is then formed on thetop region 34 of thetransistor gate stack 20 and in the source/drain regions 50 of the transistor (FIG. 15 ). Theresistor region 16, however, forms noconductive material 48 because theliner 28 covering the entire surface of theresistor region 16 ensures that there are no breaches in thespacers protective layer 38 during theconductive material 48 preclean process. - A third embodiment is illustrated in
FIGS. 16-22 . Instead of forming thefirst spacer 24 along thesidewalls 26 of thetransistor gate stack 20 and theresistor gate stack 22, theliner 28 is formed directly on the gate stacks 20, 22, as illustrated inFIG. 16 . Thereafter,spacer 30 is formed on theliner 28 along thesidewalls 26 of the gate stacks 20, 22, as illustrated inFIG. 17 . -
Ions 32 may then be implanted into the surface of thesubstrate 10 to damage exposed regions of theliner 30, as illustrated inFIG. 17 . As described in the first embodiment, the exposed regions of theliner 28 are intentionally damaged by the ion implantation. The damaged portions of theliner 28 are then chemically removed using a wet etch, as illustrated inFIG. 18 . - As illustrated in
FIG. 19 ,layer 38 is conformally deposited over the surface of thesubstrate 10. Aphotoresist 40 is then deposited, patterned and etched, using conventional processes, to cover theresistor region 16 of thesubstrate 10 and leave thetransistor region 14 of thesubstrate 10 uncovered. An etch process removeslayer 38 from the surface of thesubstrate 10 in thetransistor region 14. The remainingphotoresist 40 is removed leaving aprotective layer 38 over theresistor region 16 of thesubstrate 10, as illustrated inFIG. 20 . - The preclean process is performed to prepare the surface of the
substrate 10 in thetransistor region 14 for the formation of theconductive material 48. As described in the first embodiment, thesecond spacer 30 is etched during the preclean process, thereby decreasing the thickness of thesecond spacer 30, as illustrated inFIG. 21 . As described in the first embodiment, and illustrated inFIG. 22 , theconductive material 48 is formed on thetop region 34 of thetransistor gate stack 20 and in the source/drain regions 50 of the transistor. - A fourth embodiment combines portions of the second and third embodiments, and is illustrated in
FIGS. 16 and 23 -29. As with the third embodiment above, theliner 28 is formed directly on the gate stacks 20, 22, without forming thefirst spacer 24, as illustrated inFIG. 16 . Thereafter,spacer 30 is formed on theliner 28 along thesidewalls 26 of the gate stacks 20, 22, as illustrated inFIG. 23 .Photoresist layer 54 is then deposited, patterned and etched, as described in the second embodiment, in order to protect theresistor region 16 of thesubstrate 10 and expose thetransistor region 14 of thesubstrate 10, as illustrated inFIG. 24 . -
Ions 32 may then be implanted into the surface of thesubstrate 10 to damage exposedregions liner 28, as illustrated inFIG. 24 . As described in the first embodiment, the exposedregions liner 28 are intentionally damaged by the ion implantation. Thephotoresist layer 54, however, prevents theresistor region 16 from exposure to theions 32, thereby protecting theliner 28 in theresistor region 16 from damage, and ultimately from removal. Following implantation of theions 32, thephotoresist layer 54 is removed, and the damaged portions of theliner 28 are then chemically removed using a wet etch, as illustrated inFIG. 25 . - As illustrated in
FIG. 26 ,layer 38 is conformally deposited over the surface of thesubstrate 10.Photoresist 40 is then deposited, patterned and etched to cover theresistor region 16 of thesubstrate 10 and leave thetransistor region 14 of thesubstrate 10 uncovered. An etch process removeslayer 38 from the surface of thesubstrate 10 in thetransistor region 14. The remainingphotoresist 40 is removed leaving aprotective layer 38 over theresistor region 16 of thesubstrate 10, as illustrated inFIG. 27 . - The preclean process is performed to prepare the surface of the
substrate 10 in thetransistor region 14 for the formation of theconductive material 48. As described in the first embodiment,spacer 30 is etched during the preclean process, thereby decreasing the thickness of the spacer 30 (FIG. 28 ). As described in the first embodiment, and illustrated inFIG. 29 , theconductive material 48 is formed on thetop region 34 of thetransistor gate stack 20 and in the source/drain regions 50 of the transistor.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/836,193 US20080036017A1 (en) | 2003-11-13 | 2007-08-09 | Method and structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/713,227 US7064027B2 (en) | 2003-11-13 | 2003-11-13 | Method and structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
US11/369,409 US7307323B2 (en) | 2003-11-13 | 2006-03-07 | Structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
US11/836,193 US20080036017A1 (en) | 2003-11-13 | 2007-08-09 | Method and structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/369,409 Division US7307323B2 (en) | 2003-11-13 | 2006-03-07 | Structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080036017A1 true US20080036017A1 (en) | 2008-02-14 |
Family
ID=34573664
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/713,227 Expired - Lifetime US7064027B2 (en) | 2003-11-13 | 2003-11-13 | Method and structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
US11/369,409 Expired - Fee Related US7307323B2 (en) | 2003-11-13 | 2006-03-07 | Structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
US11/836,193 Abandoned US20080036017A1 (en) | 2003-11-13 | 2007-08-09 | Method and structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/713,227 Expired - Lifetime US7064027B2 (en) | 2003-11-13 | 2003-11-13 | Method and structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
US11/369,409 Expired - Fee Related US7307323B2 (en) | 2003-11-13 | 2006-03-07 | Structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
Country Status (4)
Country | Link |
---|---|
US (3) | US7064027B2 (en) |
JP (1) | JP4587774B2 (en) |
KR (1) | KR100562234B1 (en) |
CN (1) | CN100452302C (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9496359B2 (en) | 2011-03-28 | 2016-11-15 | Texas Instruments Incorporated | Integrated circuit having chemically modified spacer surface |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7064027B2 (en) * | 2003-11-13 | 2006-06-20 | International Business Machines Corporation | Method and structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
JP4069867B2 (en) * | 2004-01-05 | 2008-04-02 | セイコーエプソン株式会社 | Member joining method |
US8535383B2 (en) * | 2004-01-12 | 2013-09-17 | DePuy Synthes Products, LLC | Systems and methods for compartmental replacement in a knee |
US20060157750A1 (en) * | 2005-01-20 | 2006-07-20 | Samsung Electronics Co., Ltd. | Semiconductor device having etch-resistant L-shaped spacer and fabrication method thereof |
US7790561B2 (en) * | 2005-07-01 | 2010-09-07 | Texas Instruments Incorporated | Gate sidewall spacer and method of manufacture therefor |
US7399690B2 (en) * | 2005-11-08 | 2008-07-15 | Infineon Technologies Ag | Methods of fabricating semiconductor devices and structures thereof |
US20070224808A1 (en) * | 2006-03-23 | 2007-09-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicided gates for CMOS devices |
US7361539B2 (en) * | 2006-05-16 | 2008-04-22 | International Business Machines Corporation | Dual stress liner |
US7768041B2 (en) * | 2006-06-21 | 2010-08-03 | International Business Machines Corporation | Multiple conduction state devices having differently stressed liners |
JP4716938B2 (en) * | 2006-06-30 | 2011-07-06 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
US7696036B2 (en) * | 2007-06-14 | 2010-04-13 | International Business Machines Corporation | CMOS transistors with differential oxygen content high-k dielectrics |
KR100864930B1 (en) * | 2007-11-30 | 2008-10-23 | 주식회사 동부하이텍 | Method of manufacturing lcd driver ic |
KR101413044B1 (en) * | 2008-03-10 | 2014-06-30 | 삼성전자주식회사 | Semiconductor device having a metal silicide layer and method of manufacturing the semiconductor device |
JP2011023498A (en) * | 2009-07-15 | 2011-02-03 | Panasonic Corp | Semiconductor device, and method of manufacturing the same |
US9087917B2 (en) * | 2013-09-10 | 2015-07-21 | Texas Instruments Incorporated | Inner L-spacer for replacement gate flow |
US10868027B2 (en) * | 2018-07-13 | 2020-12-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and method for preventing silicide contamination during the manufacture of micro-processors with embedded flash memory |
US10868142B2 (en) * | 2018-10-31 | 2020-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate spacer structure and method of forming same |
CN113539805A (en) * | 2020-04-13 | 2021-10-22 | 华邦电子股份有限公司 | Semiconductor structure and forming method thereof |
Citations (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5525552A (en) * | 1995-06-08 | 1996-06-11 | Taiwan Semiconductor Manufacturing Company | Method for fabricating a MOSFET device with a buried contact |
US5633781A (en) * | 1995-12-22 | 1997-05-27 | International Business Machines Corporation | Isolated sidewall capacitor having a compound plate electrode |
US5747373A (en) * | 1996-09-24 | 1998-05-05 | Taiwan Semiconductor Manufacturing Company Ltd. | Nitride-oxide sidewall spacer for salicide formation |
US5877513A (en) * | 1994-02-08 | 1999-03-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor integrated circuit |
US5904517A (en) * | 1998-07-08 | 1999-05-18 | Advanced Micro Devices, Inc. | Ultra thin high K spacer material for use in transistor fabrication |
US6008095A (en) * | 1998-08-07 | 1999-12-28 | Advanced Micro Devices, Inc. | Process for formation of isolation trenches with high-K gate dielectrics |
US6043545A (en) * | 1998-02-07 | 2000-03-28 | United Microelectronics Corp. | MOSFET device with two spacers |
US6121631A (en) * | 1997-08-18 | 2000-09-19 | Advanced Micro Devices, Inc. | Test structure to determine the effect of LDD length upon transistor performance |
US6127235A (en) * | 1998-01-05 | 2000-10-03 | Advanced Micro Devices | Method for making asymmetrical gate oxide thickness in channel MOSFET region |
US6194748B1 (en) * | 1999-05-03 | 2001-02-27 | Advanced Micro Devices, Inc. | MOSFET with suppressed gate-edge fringing field effect |
US6207485B1 (en) * | 1998-01-05 | 2001-03-27 | Advanced Micro Devices | Integration of high K spacers for dual gate oxide channel fabrication technique |
US6271563B1 (en) * | 1998-07-27 | 2001-08-07 | Advanced Micro Devices, Inc. | MOS transistor with high-K spacer designed for ultra-large-scale integration |
US6348389B1 (en) * | 1999-03-11 | 2002-02-19 | Taiwan Semiconductor Manufacturing Company | Method of forming and etching a resist protect oxide layer including end-point etch |
US20020028555A1 (en) * | 2000-02-14 | 2002-03-07 | International Business Machines Corporation | Mosfet with high dielectric constant gate insulator and minimum overlap capacitance |
US20020037611A1 (en) * | 2000-09-27 | 2002-03-28 | Samsung Electronics Co., Ltd. | Method for manufacturing semiconductor memory device |
US6512273B1 (en) * | 2000-01-28 | 2003-01-28 | Advanced Micro Devices, Inc. | Method and structure for improving hot carrier immunity for devices with very shallow junctions |
US6524913B1 (en) * | 2001-11-16 | 2003-02-25 | Macronix International Co., Ltd. | Method of fabricating a non-volatile memory with a spacer |
US20030067045A1 (en) * | 2001-10-04 | 2003-04-10 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
US20030071290A1 (en) * | 2001-10-09 | 2003-04-17 | Bin Yu | Semiconductor device formed with disposable spacer and liner using high-K material and method of fabrication |
US6586332B1 (en) * | 2001-10-16 | 2003-07-01 | Lsi Logic Corporation | Deep submicron silicide blocking |
US6593632B1 (en) * | 1999-08-17 | 2003-07-15 | Advanced Micro Devices, Inc. | Interconnect methodology employing a low dielectric constant etch stop layer |
US6613637B1 (en) * | 2002-05-31 | 2003-09-02 | Lsi Logic Corporation | Composite spacer scheme with low overlapped parasitic capacitance |
US6657267B1 (en) * | 2002-06-06 | 2003-12-02 | Advanced Micro Devices, Inc. | Semiconductor device and fabrication technique using a high-K liner for spacer etch stop |
US6743669B1 (en) * | 2002-06-05 | 2004-06-01 | Lsi Logic Corporation | Method of reducing leakage using Si3N4 or SiON block dielectric films |
US6753242B2 (en) * | 2002-03-19 | 2004-06-22 | Motorola, Inc. | Integrated circuit device and method therefor |
US6784066B2 (en) * | 2001-03-02 | 2004-08-31 | Renesas Technology Corp. | Method for manufacturing semiconductor device and semiconductor device manufactured thereby |
US6815355B2 (en) * | 2002-10-09 | 2004-11-09 | Chartered Semiconductor Manufacturing Ltd. | Method of integrating L-shaped spacers in a high performance CMOS process via use of an oxide-nitride-doped oxide spacer |
US20050051851A1 (en) * | 2003-09-10 | 2005-03-10 | International Business Machines Corporation | Structure and method of making strained channel cmos transistors having lattice-mismatched epitaxial extension and source and drain regions |
US20050056899A1 (en) * | 2003-09-15 | 2005-03-17 | Rendon Michael J. | Semiconductor device having an insulating layer and method for forming |
US20050104095A1 (en) * | 2003-11-13 | 2005-05-19 | International Business Machines Corporation | Method and structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
US6943077B2 (en) * | 2003-04-07 | 2005-09-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Selective spacer layer deposition method for forming spacers with different widths |
US20050230756A1 (en) * | 2004-04-15 | 2005-10-20 | Sun-Jay Chang | CMOS device and method of manufacture |
US20060079046A1 (en) * | 2004-10-12 | 2006-04-13 | International Business Machines Corporation | Method and structure for improving cmos device reliability using combinations of insulating materials |
US20070004123A1 (en) * | 2005-06-30 | 2007-01-04 | Bohr Mark T | Transistor with improved tip profile and method of manufacture thereof |
US20070249114A1 (en) * | 2003-08-04 | 2007-10-25 | Huajie Chen | Method of making strained semiconductor transistors having lattice-mismatched semiconductor regions underlying source and drain regions |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04152535A (en) | 1990-10-16 | 1992-05-26 | Sanyo Electric Co Ltd | Semiconductor device |
GB9127093D0 (en) | 1991-02-26 | 1992-02-19 | Samsung Electronics Co Ltd | Field-effect transistor |
JPH05211163A (en) | 1991-11-19 | 1993-08-20 | Hitachi Ltd | Semiconductor device and manufacturing method thereof |
DE69224730T2 (en) * | 1991-12-31 | 1998-07-30 | Sgs Thomson Microelectronics | Sidewall spacing structure for field effect transistor |
JPH07161991A (en) * | 1993-12-10 | 1995-06-23 | Ricoh Co Ltd | Manufacture of semiconductor device |
JPH09312395A (en) * | 1996-05-23 | 1997-12-02 | Toshiba Corp | Method of fabricating semiconductor device |
CN100543999C (en) * | 2000-09-01 | 2009-09-23 | 精工电子有限公司 | Cmos semiconductor device and manufacture method thereof |
JP3544535B2 (en) * | 2000-09-18 | 2004-07-21 | 松下電器産業株式会社 | Semiconductor device and manufacturing method thereof |
CN1420552A (en) * | 2001-11-21 | 2003-05-28 | 旺宏电子股份有限公司 | Silicon nitride read-only memory structure and mfg. method thereof |
US6894353B2 (en) * | 2002-07-31 | 2005-05-17 | Freescale Semiconductor, Inc. | Capped dual metal gate transistors for CMOS process and method for making the same |
-
2003
- 2003-11-13 US US10/713,227 patent/US7064027B2/en not_active Expired - Lifetime
-
2004
- 2004-10-20 KR KR1020040083911A patent/KR100562234B1/en not_active IP Right Cessation
- 2004-10-27 JP JP2004312244A patent/JP4587774B2/en not_active Expired - Fee Related
- 2004-11-11 CN CNB2004100909735A patent/CN100452302C/en not_active Expired - Fee Related
-
2006
- 2006-03-07 US US11/369,409 patent/US7307323B2/en not_active Expired - Fee Related
-
2007
- 2007-08-09 US US11/836,193 patent/US20080036017A1/en not_active Abandoned
Patent Citations (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5877513A (en) * | 1994-02-08 | 1999-03-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor integrated circuit |
US5525552A (en) * | 1995-06-08 | 1996-06-11 | Taiwan Semiconductor Manufacturing Company | Method for fabricating a MOSFET device with a buried contact |
US5633781A (en) * | 1995-12-22 | 1997-05-27 | International Business Machines Corporation | Isolated sidewall capacitor having a compound plate electrode |
US5747373A (en) * | 1996-09-24 | 1998-05-05 | Taiwan Semiconductor Manufacturing Company Ltd. | Nitride-oxide sidewall spacer for salicide formation |
US6121631A (en) * | 1997-08-18 | 2000-09-19 | Advanced Micro Devices, Inc. | Test structure to determine the effect of LDD length upon transistor performance |
US6207485B1 (en) * | 1998-01-05 | 2001-03-27 | Advanced Micro Devices | Integration of high K spacers for dual gate oxide channel fabrication technique |
US6127235A (en) * | 1998-01-05 | 2000-10-03 | Advanced Micro Devices | Method for making asymmetrical gate oxide thickness in channel MOSFET region |
US6043545A (en) * | 1998-02-07 | 2000-03-28 | United Microelectronics Corp. | MOSFET device with two spacers |
US5904517A (en) * | 1998-07-08 | 1999-05-18 | Advanced Micro Devices, Inc. | Ultra thin high K spacer material for use in transistor fabrication |
US6271563B1 (en) * | 1998-07-27 | 2001-08-07 | Advanced Micro Devices, Inc. | MOS transistor with high-K spacer designed for ultra-large-scale integration |
US6008095A (en) * | 1998-08-07 | 1999-12-28 | Advanced Micro Devices, Inc. | Process for formation of isolation trenches with high-K gate dielectrics |
US6348389B1 (en) * | 1999-03-11 | 2002-02-19 | Taiwan Semiconductor Manufacturing Company | Method of forming and etching a resist protect oxide layer including end-point etch |
US6194748B1 (en) * | 1999-05-03 | 2001-02-27 | Advanced Micro Devices, Inc. | MOSFET with suppressed gate-edge fringing field effect |
US6593632B1 (en) * | 1999-08-17 | 2003-07-15 | Advanced Micro Devices, Inc. | Interconnect methodology employing a low dielectric constant etch stop layer |
US6512273B1 (en) * | 2000-01-28 | 2003-01-28 | Advanced Micro Devices, Inc. | Method and structure for improving hot carrier immunity for devices with very shallow junctions |
US20020028555A1 (en) * | 2000-02-14 | 2002-03-07 | International Business Machines Corporation | Mosfet with high dielectric constant gate insulator and minimum overlap capacitance |
US20020037611A1 (en) * | 2000-09-27 | 2002-03-28 | Samsung Electronics Co., Ltd. | Method for manufacturing semiconductor memory device |
US6784066B2 (en) * | 2001-03-02 | 2004-08-31 | Renesas Technology Corp. | Method for manufacturing semiconductor device and semiconductor device manufactured thereby |
US6800909B2 (en) * | 2001-10-04 | 2004-10-05 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
US20030067045A1 (en) * | 2001-10-04 | 2003-04-10 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
US20030071290A1 (en) * | 2001-10-09 | 2003-04-17 | Bin Yu | Semiconductor device formed with disposable spacer and liner using high-K material and method of fabrication |
US6586332B1 (en) * | 2001-10-16 | 2003-07-01 | Lsi Logic Corporation | Deep submicron silicide blocking |
US6524913B1 (en) * | 2001-11-16 | 2003-02-25 | Macronix International Co., Ltd. | Method of fabricating a non-volatile memory with a spacer |
US6753242B2 (en) * | 2002-03-19 | 2004-06-22 | Motorola, Inc. | Integrated circuit device and method therefor |
US6613637B1 (en) * | 2002-05-31 | 2003-09-02 | Lsi Logic Corporation | Composite spacer scheme with low overlapped parasitic capacitance |
US6743669B1 (en) * | 2002-06-05 | 2004-06-01 | Lsi Logic Corporation | Method of reducing leakage using Si3N4 or SiON block dielectric films |
US6657267B1 (en) * | 2002-06-06 | 2003-12-02 | Advanced Micro Devices, Inc. | Semiconductor device and fabrication technique using a high-K liner for spacer etch stop |
US6815355B2 (en) * | 2002-10-09 | 2004-11-09 | Chartered Semiconductor Manufacturing Ltd. | Method of integrating L-shaped spacers in a high performance CMOS process via use of an oxide-nitride-doped oxide spacer |
US6943077B2 (en) * | 2003-04-07 | 2005-09-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Selective spacer layer deposition method for forming spacers with different widths |
US20070249114A1 (en) * | 2003-08-04 | 2007-10-25 | Huajie Chen | Method of making strained semiconductor transistors having lattice-mismatched semiconductor regions underlying source and drain regions |
US20050051851A1 (en) * | 2003-09-10 | 2005-03-10 | International Business Machines Corporation | Structure and method of making strained channel cmos transistors having lattice-mismatched epitaxial extension and source and drain regions |
US20050056899A1 (en) * | 2003-09-15 | 2005-03-17 | Rendon Michael J. | Semiconductor device having an insulating layer and method for forming |
US6908822B2 (en) * | 2003-09-15 | 2005-06-21 | Freescale Semiconductor, Inc. | Semiconductor device having an insulating layer and method for forming |
US20050104095A1 (en) * | 2003-11-13 | 2005-05-19 | International Business Machines Corporation | Method and structure to use an etch resistant liner on transistor gate structure to achieve high device performance |
US20050230756A1 (en) * | 2004-04-15 | 2005-10-20 | Sun-Jay Chang | CMOS device and method of manufacture |
US20060079046A1 (en) * | 2004-10-12 | 2006-04-13 | International Business Machines Corporation | Method and structure for improving cmos device reliability using combinations of insulating materials |
US20070004123A1 (en) * | 2005-06-30 | 2007-01-04 | Bohr Mark T | Transistor with improved tip profile and method of manufacture thereof |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9496359B2 (en) | 2011-03-28 | 2016-11-15 | Texas Instruments Incorporated | Integrated circuit having chemically modified spacer surface |
US9620423B2 (en) | 2011-03-28 | 2017-04-11 | Texas Instruments Incorporated | Integrated circuit having chemically modified spacer surface |
US10483261B2 (en) | 2011-03-28 | 2019-11-19 | Texas Instruments Incorporated | Integrated circuit having chemically modified spacer surface |
Also Published As
Publication number | Publication date |
---|---|
US7064027B2 (en) | 2006-06-20 |
CN1617304A (en) | 2005-05-18 |
KR100562234B1 (en) | 2006-03-22 |
US20060145275A1 (en) | 2006-07-06 |
CN100452302C (en) | 2009-01-14 |
KR20050046536A (en) | 2005-05-18 |
JP4587774B2 (en) | 2010-11-24 |
US20050104095A1 (en) | 2005-05-19 |
US7307323B2 (en) | 2007-12-11 |
JP2005150713A (en) | 2005-06-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7307323B2 (en) | Structure to use an etch resistant liner on transistor gate structure to achieve high device performance | |
US5960289A (en) | Method for making a dual-thickness gate oxide layer using a nitride/oxide composite region | |
WO2006007080A2 (en) | Method of forming a nanocluster charge storage device | |
US6541320B2 (en) | Method to controllably form notched polysilicon gate structures | |
US6468904B1 (en) | RPO process for selective CoSix formation | |
US7534671B2 (en) | Method for integrally forming an electrical fuse device and a MOS transistor | |
EP1298722A2 (en) | Method of forming dual work function gate electrodes in a semiconductor device | |
US11557594B2 (en) | Method of manufacturing semiconductor device having buried word line | |
US7323419B2 (en) | Method of fabricating semiconductor device | |
EP1000439B1 (en) | Method of forming side dielectrically isolated semiconductor devices | |
US6884671B2 (en) | Method for fabricating a gate electrode | |
US6465312B1 (en) | CMOS transistor with amorphous silicon elevated source-drain structure and method of fabrication | |
US6524938B1 (en) | Method for gate formation with improved spacer profile control | |
US7232751B2 (en) | Semiconductor device and manufacturing method therefor | |
US20090261429A1 (en) | Transistor and method for manufacturing thereof | |
US10109722B2 (en) | Etch-resistant spacer formation on gate structure | |
US7169678B2 (en) | Method of forming a semiconductor device using a silicide etching mask | |
US20100173465A1 (en) | Semiconductor device having silicide transistors and non-silicide transistors formed on the same substrate and method for fabricating the same | |
US6569784B1 (en) | Material of photoresist protect oxide | |
US6027992A (en) | Semiconductor device having a gallium and nitrogen containing barrier layer and method of manufacturing thereof | |
KR100333353B1 (en) | Contact hole and fabricating method thereof | |
US6221725B1 (en) | Method of fabricating silicide layer on gate electrode | |
US6995429B2 (en) | Semiconductor device with inverted thin film transistor structure that includes a body contact | |
US20060148228A1 (en) | Method for forming salicide layer in semiconductor device | |
US5956589A (en) | Method of forming narrow thermal silicon dioxide side isolation regions in a semiconductor substrate and MOS semiconductor devices fabricated by this method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |