US20080024155A1 - High density cantilevered probe for electronic devices - Google Patents

High density cantilevered probe for electronic devices Download PDF

Info

Publication number
US20080024155A1
US20080024155A1 US11/870,716 US87071607A US2008024155A1 US 20080024155 A1 US20080024155 A1 US 20080024155A1 US 87071607 A US87071607 A US 87071607A US 2008024155 A1 US2008024155 A1 US 2008024155A1
Authority
US
United States
Prior art keywords
electrically conductive
substrate
structure according
probe
raised
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/870,716
Inventor
Brian Beaman
Keith Fogel
Paul Lauro
Maurice Norcott
Da-Yuan Shih
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/614,417 external-priority patent/US5811982A/en
Priority claimed from US08/946,141 external-priority patent/US5914614A/en
Priority claimed from US09/208,529 external-priority patent/US6329827B1/en
Priority claimed from US09/928,285 external-priority patent/US6722032B2/en
Application filed by Individual filed Critical Individual
Priority to US11/870,716 priority Critical patent/US20080024155A1/en
Publication of US20080024155A1 publication Critical patent/US20080024155A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2886Features relating to contacting the IC under test, e.g. probe heads; chucks
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/06711Probe needles; Cantilever beams; "Bump" contacts; Replaceable probe pins
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/06711Probe needles; Cantilever beams; "Bump" contacts; Replaceable probe pins
    • G01R1/06716Elastic
    • G01R1/06727Cantilever beams
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • G01R1/07307Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R3/00Apparatus or processes specially adapted for the manufacture or maintenance of measuring instruments, e.g. of probe tips
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/325Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by abutting or pinching, i.e. without alloying process; mechanical auxiliary parts therefor
    • H05K3/326Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by abutting or pinching, i.e. without alloying process; mechanical auxiliary parts therefor the printed circuit having integral resilient or deformable parts, e.g. tabs or parts of flexible circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007Surface contacts, e.g. bumps
    • H05K3/4015Surface contacts, e.g. bumps using auxiliary conductive elements, e.g. pieces of metal foil, metallic spheres
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • G01R1/07307Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • G01R1/07342Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being at an angle other than perpendicular to test object, e.g. probe card
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05571Disposition the external layer being disposed in a recess of the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05573Single external layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134Stud bumping, i.e. using a wire-bonding apparatus
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/118Printed elements for providing electric connections to or between printed circuits specially for flexible printed circuits, e.g. using folded portions
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09009Substrate related
    • H05K2201/09081Tongue or tail integrated in planar structure, e.g. obtained by cutting from the planar structure
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04Soldering or other types of metallurgic bonding
    • H05K2203/049Wire bonding
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/328Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by welding
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49004Electrical device making including measuring or testing of device or component part
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49147Assembling terminal to base
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49147Assembling terminal to base
    • Y10T29/49149Assembling terminal to base by metal fusion bonding
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49204Contact or terminal manufacturing
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49204Contact or terminal manufacturing
    • Y10T29/49208Contact or terminal manufacturing by assembling plural parts
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49204Contact or terminal manufacturing
    • Y10T29/49208Contact or terminal manufacturing by assembling plural parts
    • Y10T29/49218Contact or terminal manufacturing by assembling plural parts with deforming
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49204Contact or terminal manufacturing
    • Y10T29/49208Contact or terminal manufacturing by assembling plural parts
    • Y10T29/49222Contact or terminal manufacturing by assembling plural parts forming array of contacts or terminals
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49815Disassembling

Definitions

  • the present invention is directed to probe structures for testing of electrical interconnections to integrated circuit devices and other electronic components and particularly to testing integrated circuit devices with flat or recessed surfaces for wired bonded interconnections.
  • Integrated circuit (IC) devices and other electronic components are normally tested to verify the electrical function of the device and certain devices require high temperature burn-in testing to accelerate early life failures of these devices.
  • the various types of interconnection methods used to test these devices include permanent, semi-permanent, and temporary attachment techniques.
  • the permanent and semi-permanent techniques that are typically used include soldering and wire bonding to provide a connection from the IC device to a substrate with fan out wiring or a metal lead frame package.
  • the temporary attachment techniques include rigid and flexible probes that are used to connect IC device to a substrate with fan out wiring or directly to the test equipment.
  • the permanent attachment techniques used for testing integrated circuit devices such as wire bonding to a leadframe of a plastic leaded chip carrier are typically used for devices that have low number of interconnections and the plastic leaded chip carrier package is relatively inexpensive.
  • the device is tested through the wire bonds and leads of the plastic leaded chip carrier and plugged into a test socket. If the integrated circuit device is defective, the device and the plastic leaded chip carrier are discarded.
  • the semi-permanent attachment techniques are typically used for testing integrated circuit devices with solder ball attachment to a ceramic or plastic pin grid array package.
  • the device is tested through the solder balls and the internal fan out wiring and pins of the pin grid array package that is plugged into a test socket. If the integrated circuit device is defective, the device can be removed from the pin grid array package by heating the solder balls to their melting point. The processing cost of heating and removing the chip is offset by the cost saving of reusing the pin grid array package.
  • the most cost effective techniques for testing and burn-in of integrated circuit devices provide a direct interconnection between the pads on the device to a probe socket that is hard wired to the test equipment.
  • Contemporary probes for testing integrated circuits are expensive to fabricate and are easily damaged.
  • the individual probes are typically attached to a ring shaped printed circuit board and support cantilevered metal wires extending towards the center of the opening in the circuit board. Each probe wire must be aligned to a contact location on the integrated circuit device to be tested.
  • the probe wires are generally fragile and easily deformed or damaged.
  • This type of probe fixture is typically used for testing integrated circuit devices that have contacts along the perimeter of the device. This type of probe is also much larger that the IC device that is being tested and is limited to testing a single IC device at a time.
  • Another technique used for testing IC devices uses a thin flex circuit with metal bumps and fan out wiring.
  • the bumps are typically formed using photolithographic processes and provide a raised contact for the probe assembly.
  • the bumps are used to contact the flat or recessed wire bond pads on the IC device.
  • An elastomer pad is typically used between the back of the flex circuit and a pressure plate or rigid circuit board to provide compliance for the probe interface.
  • This type of probe is limited to flexible film substrate materials that typically have one or two wiring layers. Also, this type of probe does not provide a wiping contact interface to ensure a low resistance contact.
  • the prior art described below includes a variety of different probe fixtures for testing bare IC chips.
  • U.S. Pat. No. 5,172,050, issued Dec. 15, 1992 to Swapp is directed to fixtures for testing bare IC chips.
  • the fixture is manufactured from a silicon wafer or other semiconductor substrate material.
  • the probe contacts are fabricated in the top surface of the substrate using micromachining techniques. Each probe contact is formed by etching a cavity into the substrate with a cantilevered beam extending into the center of the cavity.
  • the minimum spacing and density of the probe contacts is limited by the need to use the space between the contacts for fan out wiring and the diameter of the cavities must be larger than the contact pad on the IC device to allow the cantilever beam contacts to flex.
  • this technique is similar to the probe structure described in this patent application, it is limited to substrates made from a silicon wafer or other semiconductor materials.
  • U.S. Pat. No. 5,177,439 issued Jan. 5, 1993 to Liu et al., is directed to fixtures for testing bare IC chips.
  • the fixture is manufactured from a silicon wafer or other substrate that is compatible with semiconductor processing.
  • the substrate is chemically etched to produce a plurality of protrusions to match the I/O pattern on the bare IC chip.
  • the protrusions are coated with a conductive material and connected to discrete conductive fan out wiring paths to allow connection to an external test system.
  • the probes described in this patent are rigid and do not provide a wiping interface with the mating contacts on the IC device.
  • the substrate used for fabrication of this probe fixture is limited to semiconductor wafers which are relatively expensive.
  • the high density cantilever test probe can be fabricated on a variety of inexpensive substrate with the fan out wiring.
  • IBM Docket #YO993-028 describes a high density test probe for integrated circuit devices.
  • the probe structure described in this docket uses short metal wires that are bonded on one end to the fan out wiring on a rigid substrate.
  • the wires are encased in a compliant polymer material to allow the probes to compress under pressure against the integrated circuit device.
  • the wire probes must be sufficiently long and formed at an angle to prevent permanent deformation during compression against the integrated circuit device. High temperature applications of this type of probe are limited due to the glass transition temperature of the polymer material surrounding the probes as well as the coefficient of thermal expansion mismatch between the compliant polymer material and the rigid substrate.
  • Another object of the present invention is to provide a probe structure that is an integral part of the fan out wiring on the test substrate or other printed wiring means to minimize the electrical conductor length as well as the contact resistance of the probe interface.
  • a further object of the present invention is to provide a raised probe tip for contacting recessed surfaces on the IC device.
  • An additional object of the present invention is to provide a compliant probe structure that has a wiping interface as the probe is compressed against the mating contacts on the IC device.
  • Yet another object of the present invention is to provide a fabrication process that minimizes the potential for damaging the interconnect circuit wiring in the substrate material.
  • Yet an additional object of the present invention is to provide a high density probe structure to allow multiple chips to be tested by a single test fixture.
  • FIG. 1 shows a cross section of a high density cantilever test probe attached to a substrate and pressed against the bond pads on an integrated circuit device.
  • FIG. 2 shows an enlarged cross section of a single high density cantilever test probe attached to the fan out wiring on the test substrate.
  • FIGS. 3-6 show the processes used to fabricate the high density cantilever test probe structure on a fan out wiring substrate.
  • FIG. 7 shows a top view of an area array of high density cantilever test probes.
  • FIG. 8 shows the wiping action of the high density cantilever test probe structure while it is pressed against the bond pads on an integrated circuit device.
  • FIGS. 9, 10 and 11 show alternate embodiments of the high density cantilever test probe structure.
  • FIG. 1 shows a cross section of a test substrate ( 10 ) and high density cantilever test probe ( 20 ) according to the present invention.
  • the test substrate ( 10 ) provides a rigid base for attachment of the probe structures ( 20 ) and fan out wiring from the high density array of probe contacts to a larger grid of pins or other interconnection means to the equipment used to electrically test the integrated circuit device.
  • the fan out substrate can be made from various materials and constructions including single and multi-layer ceramic with thick or thin wiring, silicon wafer with thin film wiring, or epoxy glass laminate construction with high density copper wiring.
  • the cantilever test probes ( 20 ) are attached to the first surface ( 11 ) of the substrate ( 10 ). The probes are used to contact the bond pads ( 31 ) on the integrated circuit device ( 30 ). The surface of the bond pads ( 31 ) are recessed slightly below the surface of the passivation layer ( 32 ) on the integrated circuit device ( 30 ).
  • the cantilever probe structure ( 20 ) is comprised of a first ball bond ( 21 ) attached to the fan out wiring ( 12 ) of the test substrate ( 10 ).
  • a flexible polymer beam ( 24 ) is connected to the top of the first ball bond ( 21 ) by a flattened stud ( 23 ).
  • a second ball bond ( 27 ) with a short stud ( 28 ) is attached to the flexible polymer beam ( 24 ).
  • the geometry and elastic properties of the flexible polymer beam ( 24 ) are optimized to allow movement of the short stud ( 28 ) on the second ball bond ( 27 ).
  • FIG. 2 shows an enlarged cross section of the high density cantilever test probe ( 20 ).
  • the first ball bond ( 21 ) is attached to the fan out wiring ( 12 ) on the first surface ( 11 ) of the substrate ( 10 ) to minimize the resistance of the probe interface.
  • a first short stud ( 22 ) protrudes from the first ball bond ( 21 ) through a hole ( 29 ) in the flexible polymer beam ( 24 ).
  • the top of the first short stud ( 23 ) is flattened to lock the flexible polymer beam ( 24 ) in place.
  • the second ball bond ( 27 ) is attached to the metallized layer ( 26 ) on the first surface ( 25 ) of the flexible polymer beam ( 24 ).
  • a second short stud ( 28 ) protrudes from the second ball bond ( 27 ) to provide the contact interface for the probe.
  • FIG. 3 shows the first process used of fabricate the high density cantilever probe.
  • a thermosonic wire bonder tool is used to attach ball bonds ( 27 ) to the first surface ( 41 ) of a sheet of flexible polymer material ( 40 ).
  • the wire bonder tool uses a ceramic capillary ( 80 ) to press the ball shaped end of the bond wire ( 81 ) against the first surface ( 41 ) of the polymer sheet ( 40 ).
  • Compression force and ultrasonic energy ( 82 ) are applied through the capillary ( 80 ) tip and thermal energy is applied from the wire bonder stage through the rigid work holder ( 42 ) to bond the ball shaped end of the bond wire ( 81 ) to the first surface ( 41 ) of the polymer sheet ( 40 ).
  • the rigid work holder ( 42 ) is temporarily attached to the polymer sheet to increase the rigidity of the thin sheet.
  • the bond wire ( 81 ) is cut, sheared, or broken to leave a small stud ( 28 ) protruding vertically from the ball bond ( 27 ).
  • FIG. 4 shows the wire bonder tool used to attach bond bonds ( 21 ) to the first surface ( 11 ) of a rigid substrate ( 10 ).
  • the ball bonds ( 21 ) are attached to the fan out wiring ( 12 ) on the first surface ( 11 ) of the rigid substrate ( 10 ).
  • the bond wire ( 81 ) is cut, sheared, or broken to leave a small stud ( 22 ) protruding vertically from the ball bond ( 21 ).
  • a plurality of holes in the sheet of flexible polymer material ( 40 ) are aligned with the corresponding short studs ( 22 ) protruding from the ball bonds ( 21 ) attached the rigid substrate ( 10 ) as shown in FIG. 5 .
  • FIG. 6 shows a laser ( 100 ) used to separate the polymer sheet ( 40 into in individual flexible polymer beams ( 24 ).
  • the individual polymer beards ( 24 ) allow the cantilever probes ( 20 ) to move independent from the adjacent probes.
  • FIG. 7 shows a top view of an array configuration of the high density cantilever test probes.
  • Each of the cantilever test probes is completely separated from the adjacent probes.
  • the test probes can be arranged in other configurations as well including peripheral and partial or random array configurations to match the contacts on the device to be tested.
  • FIG. 8 shows a magnified cross section of the high density cantilever probe ( 20 ) pressed against the bond pads ( 31 ) on an IC device ( 30 ).
  • FIG. 7 also shows an outline of the second ball bond ( 50 ) and second short stud ( 51 ) in the uncompressed position.
  • the flexible polymer beam ( 53 ) bends and causes the tip of the second short stud ( 55 ) protruding from the second ball bond to wipe ( 57 ) against the bond pad ( 31 ).
  • the wiping action ( 57 ) of the cantilever probe ( 20 ) ensures a good electrical connection to the IC device ( 30 ) by cutting through any oxide or films that may be on the surface of the bond pad ( 31 ).
  • the distance that the cantilever probe ( 20 ) wipes is controlled by the geometry of the flexible polymer beam and the amount of compression ( 56 ) of the probe.
  • FIG. 9 shows a magnified cross section of an alternate embodiment of the high density cantilever test probe ( 60 ).
  • the alternate embodiment uses a layer of elastomer ( 61 ) between the first surface of the substrate ( 11 ) and the flexible polymer beam ( 62 ).
  • the thickness of the polymer beam ( 62 ) can be reduced since the elastic properties of the cantilever probe ( 60 ) are primarily determined by the elastomer layer ( 61 ).
  • the elastomer layer ( 61 ) is added to the cantilever probe structure ( 60 ) after the first ball bonds ( 21 ) and short studs ( 22 ) are attached to the substrate ( 10 ) and before the flexible sheet of polymer ( 40 ) is placed over the ends of the first short studs ( 22 ).
  • the laser process ( 100 ) that is used to separate the polymer sheet ( 40 ) into individual polymer beams ( 62 ) is also used to separate the layer of elastomer ( 61 ) into individual segments.
  • FIG. 10 shows a magnified cross section of an additional alternate embodiment of the high density cantilever test probe ( 70 ).
  • This embodiment of the cantilever probe uses a plated bump ( 71 ) on the end of the flexible polymer beam ( 24 ) instead of the second wire bond ( 27 ) and short stud ( 28 ).
  • the plated bumps ( 71 ) are fabricated using conventional photolithographic processes and should be less expensive than the wire bonded probe contacts ( 27 + 28 ).
  • FIG. 11 shows a top view of another alternate embodiment of the high density cantilever test probe ( 75 ).
  • the cantilever test probes in this embodiment are only partially separated from the adjacent probe structures.
  • a single slot ( 76 ) or series of holes and slots are created in the sheet of flexible polymer material to allow the probe tip ( 28 ) and second ball bond ( 27 ) to move independently of the adjacent probe tips.
  • the geometry of the slot ( 76 ) can be modified to optimize the elastic behavior and compliance of the probe structure.

Abstract

Probes for electronic devices are described. The probe is formed by ball bonding a plurality of wires to contact locations on a fan out substrate surface. The wires are cut off leaving stubs. A patterned polymer sheet having electrical conductor patterns therein is disposed over the stubs which extend through holes in the sheet. The ends of the wires are flattened to remit the polymer sheet in place. The wire is connected to an electrical conductor on the polymer sheet which is converted to a contact pad on the polymer sheet. A second wire is ball bonded to the pad on the polymer sheet and cut to leave a second stub. The polymer sheet is laser cut so that each second stub is free to move independently of the other second studs. The ends of the second stubs are disposed against contact locations of an electronic device, such as an FC chip, to test the electronic device.

Description

    FIELD OF THE INVENTION
  • The present invention is directed to probe structures for testing of electrical interconnections to integrated circuit devices and other electronic components and particularly to testing integrated circuit devices with flat or recessed surfaces for wired bonded interconnections.
  • BACKGROUND OF THE INVENTION
  • Integrated circuit (IC) devices and other electronic components are normally tested to verify the electrical function of the device and certain devices require high temperature burn-in testing to accelerate early life failures of these devices. The various types of interconnection methods used to test these devices include permanent, semi-permanent, and temporary attachment techniques. The permanent and semi-permanent techniques that are typically used include soldering and wire bonding to provide a connection from the IC device to a substrate with fan out wiring or a metal lead frame package. The temporary attachment techniques include rigid and flexible probes that are used to connect IC device to a substrate with fan out wiring or directly to the test equipment.
  • The permanent attachment techniques used for testing integrated circuit devices such as wire bonding to a leadframe of a plastic leaded chip carrier are typically used for devices that have low number of interconnections and the plastic leaded chip carrier package is relatively inexpensive. The device is tested through the wire bonds and leads of the plastic leaded chip carrier and plugged into a test socket. If the integrated circuit device is defective, the device and the plastic leaded chip carrier are discarded.
  • The semi-permanent attachment techniques are typically used for testing integrated circuit devices with solder ball attachment to a ceramic or plastic pin grid array package. The device is tested through the solder balls and the internal fan out wiring and pins of the pin grid array package that is plugged into a test socket. If the integrated circuit device is defective, the device can be removed from the pin grid array package by heating the solder balls to their melting point. The processing cost of heating and removing the chip is offset by the cost saving of reusing the pin grid array package.
  • The most cost effective techniques for testing and burn-in of integrated circuit devices provide a direct interconnection between the pads on the device to a probe socket that is hard wired to the test equipment. Contemporary probes for testing integrated circuits are expensive to fabricate and are easily damaged. The individual probes are typically attached to a ring shaped printed circuit board and support cantilevered metal wires extending towards the center of the opening in the circuit board. Each probe wire must be aligned to a contact location on the integrated circuit device to be tested. The probe wires are generally fragile and easily deformed or damaged. This type of probe fixture is typically used for testing integrated circuit devices that have contacts along the perimeter of the device. This type of probe is also much larger that the IC device that is being tested and is limited to testing a single IC device at a time.
  • Another technique used for testing IC devices uses a thin flex circuit with metal bumps and fan out wiring. The bumps are typically formed using photolithographic processes and provide a raised contact for the probe assembly. The bumps are used to contact the flat or recessed wire bond pads on the IC device. An elastomer pad is typically used between the back of the flex circuit and a pressure plate or rigid circuit board to provide compliance for the probe interface. This type of probe is limited to flexible film substrate materials that typically have one or two wiring layers. Also, this type of probe does not provide a wiping contact interface to ensure a low resistance contact. The prior art described below includes a variety of different probe fixtures for testing bare IC chips.
  • PRIOR ART
  • 1. U.S. Pat. No. 5,172,050, issued Dec. 15, 1992 to Swapp is directed to fixtures for testing bare IC chips. The fixture is manufactured from a silicon wafer or other semiconductor substrate material. The probe contacts are fabricated in the top surface of the substrate using micromachining techniques. Each probe contact is formed by etching a cavity into the substrate with a cantilevered beam extending into the center of the cavity. The minimum spacing and density of the probe contacts is limited by the need to use the space between the contacts for fan out wiring and the diameter of the cavities must be larger than the contact pad on the IC device to allow the cantilever beam contacts to flex. Although this technique is similar to the probe structure described in this patent application, it is limited to substrates made from a silicon wafer or other semiconductor materials.
  • 2. U.S. Pat. No. 5,177,439, issued Jan. 5, 1993 to Liu et al., is directed to fixtures for testing bare IC chips. The fixture is manufactured from a silicon wafer or other substrate that is compatible with semiconductor processing. The substrate is chemically etched to produce a plurality of protrusions to match the I/O pattern on the bare IC chip. The protrusions are coated with a conductive material and connected to discrete conductive fan out wiring paths to allow connection to an external test system. The probes described in this patent are rigid and do not provide a wiping interface with the mating contacts on the IC device. Also, the substrate used for fabrication of this probe fixture is limited to semiconductor wafers which are relatively expensive. The high density cantilever test probe can be fabricated on a variety of inexpensive substrate with the fan out wiring.
  • 3. IBM Docket #YO993-028 describes a high density test probe for integrated circuit devices. The probe structure described in this docket uses short metal wires that are bonded on one end to the fan out wiring on a rigid substrate. The wires are encased in a compliant polymer material to allow the probes to compress under pressure against the integrated circuit device. The wire probes must be sufficiently long and formed at an angle to prevent permanent deformation during compression against the integrated circuit device. High temperature applications of this type of probe are limited due to the glass transition temperature of the polymer material surrounding the probes as well as the coefficient of thermal expansion mismatch between the compliant polymer material and the rigid substrate.
  • SUMMARY OF THE INVENTION
  • It is the object of the present invention to provide a probe for testing integrated circuit devices and other electronic components that use flat or recessed surfaces for wire bonded interconnectors.
  • Another object of the present invention is to provide a probe structure that is an integral part of the fan out wiring on the test substrate or other printed wiring means to minimize the electrical conductor length as well as the contact resistance of the probe interface.
  • A further object of the present invention is to provide a raised probe tip for contacting recessed surfaces on the IC device.
  • An additional object of the present invention is to provide a compliant probe structure that has a wiping interface as the probe is compressed against the mating contacts on the IC device.
  • Yet another object of the present invention is to provide a fabrication process that minimizes the potential for damaging the interconnect circuit wiring in the substrate material.
  • Yet an additional object of the present invention is to provide a high density probe structure to allow multiple chips to be tested by a single test fixture.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • These and other objects, features, and advantages of the present invention will become apparent upon further consideration of the following detailed description of the invention when read in conjunction with the drawing figures, in which:
  • FIG. 1 shows a cross section of a high density cantilever test probe attached to a substrate and pressed against the bond pads on an integrated circuit device.
  • FIG. 2 shows an enlarged cross section of a single high density cantilever test probe attached to the fan out wiring on the test substrate.
  • FIGS. 3-6 show the processes used to fabricate the high density cantilever test probe structure on a fan out wiring substrate.
  • FIG. 7 shows a top view of an area array of high density cantilever test probes.
  • FIG. 8 shows the wiping action of the high density cantilever test probe structure while it is pressed against the bond pads on an integrated circuit device.
  • FIGS. 9, 10 and 11 show alternate embodiments of the high density cantilever test probe structure.
  • DETAILED DESCRIPTION OF THE INVENTION Preferred Embodiment
  • FIG. 1 shows a cross section of a test substrate (10) and high density cantilever test probe (20) according to the present invention. The test substrate (10) provides a rigid base for attachment of the probe structures (20) and fan out wiring from the high density array of probe contacts to a larger grid of pins or other interconnection means to the equipment used to electrically test the integrated circuit device. The fan out substrate can be made from various materials and constructions including single and multi-layer ceramic with thick or thin wiring, silicon wafer with thin film wiring, or epoxy glass laminate construction with high density copper wiring. The cantilever test probes (20) are attached to the first surface (11) of the substrate (10). The probes are used to contact the bond pads (31) on the integrated circuit device (30). The surface of the bond pads (31) are recessed slightly below the surface of the passivation layer (32) on the integrated circuit device (30).
  • The cantilever probe structure (20) is comprised of a first ball bond (21) attached to the fan out wiring (12) of the test substrate (10). A flexible polymer beam (24) is connected to the top of the first ball bond (21) by a flattened stud (23). A second ball bond (27) with a short stud (28) is attached to the flexible polymer beam (24). The geometry and elastic properties of the flexible polymer beam (24) are optimized to allow movement of the short stud (28) on the second ball bond (27).
  • FIG. 2 shows an enlarged cross section of the high density cantilever test probe (20). The first ball bond (21) is attached to the fan out wiring (12) on the first surface (11) of the substrate (10) to minimize the resistance of the probe interface. A first short stud (22) protrudes from the first ball bond (21) through a hole (29) in the flexible polymer beam (24). The top of the first short stud (23) is flattened to lock the flexible polymer beam (24) in place. The second ball bond (27) is attached to the metallized layer (26) on the first surface (25) of the flexible polymer beam (24). A second short stud (28) protrudes from the second ball bond (27) to provide the contact interface for the probe.
  • FIG. 3 shows the first process used of fabricate the high density cantilever probe. A thermosonic wire bonder tool is used to attach ball bonds (27) to the first surface (41) of a sheet of flexible polymer material (40). The wire bonder tool uses a ceramic capillary (80) to press the ball shaped end of the bond wire (81) against the first surface (41) of the polymer sheet (40). Compression force and ultrasonic energy (82) are applied through the capillary (80) tip and thermal energy is applied from the wire bonder stage through the rigid work holder (42) to bond the ball shaped end of the bond wire (81) to the first surface (41) of the polymer sheet (40). The rigid work holder (42) is temporarily attached to the polymer sheet to increase the rigidity of the thin sheet. The bond wire (81) is cut, sheared, or broken to leave a small stud (28) protruding vertically from the ball bond (27).
  • FIG. 4 shows the wire bonder tool used to attach bond bonds (21) to the first surface (11) of a rigid substrate (10). The ball bonds (21) are attached to the fan out wiring (12) on the first surface (11) of the rigid substrate (10). The bond wire (81) is cut, sheared, or broken to leave a small stud (22) protruding vertically from the ball bond (21). A plurality of holes in the sheet of flexible polymer material (40) are aligned with the corresponding short studs (22) protruding from the ball bonds (21) attached the rigid substrate (10) as shown in FIG. 5. The ends of the short studs (22) are flattened by compressive force (91) applied to a hardened anvil tool (90) to lock the sheet of polymer sheet (40) in place. FIG. 6 shows a laser (100) used to separate the polymer sheet (40 into in individual flexible polymer beams (24). The individual polymer beards (24) allow the cantilever probes (20) to move independent from the adjacent probes.
  • FIG. 7 shows a top view of an array configuration of the high density cantilever test probes. Each of the cantilever test probes is completely separated from the adjacent probes. The test probes can be arranged in other configurations as well including peripheral and partial or random array configurations to match the contacts on the device to be tested.
  • FIG. 8 shows a magnified cross section of the high density cantilever probe (20) pressed against the bond pads (31) on an IC device (30). FIG. 7 also shows an outline of the second ball bond (50) and second short stud (51) in the uncompressed position. As the cantilever probe (20) is pressed against the IC device (30), the flexible polymer beam (53) bends and causes the tip of the second short stud (55) protruding from the second ball bond to wipe (57) against the bond pad (31). The wiping action (57) of the cantilever probe (20) ensures a good electrical connection to the IC device (30) by cutting through any oxide or films that may be on the surface of the bond pad (31). The distance that the cantilever probe (20) wipes is controlled by the geometry of the flexible polymer beam and the amount of compression (56) of the probe.
  • Alternate Embodiments
  • FIG. 9 shows a magnified cross section of an alternate embodiment of the high density cantilever test probe (60). The alternate embodiment uses a layer of elastomer (61) between the first surface of the substrate (11) and the flexible polymer beam (62). In this embodiment, the thickness of the polymer beam (62) can be reduced since the elastic properties of the cantilever probe (60) are primarily determined by the elastomer layer (61). The elastomer layer (61) is added to the cantilever probe structure (60) after the first ball bonds (21) and short studs (22) are attached to the substrate (10) and before the flexible sheet of polymer (40) is placed over the ends of the first short studs (22). The laser process (100) that is used to separate the polymer sheet (40) into individual polymer beams (62) is also used to separate the layer of elastomer (61) into individual segments.
  • FIG. 10 shows a magnified cross section of an additional alternate embodiment of the high density cantilever test probe (70). This embodiment of the cantilever probe uses a plated bump (71) on the end of the flexible polymer beam (24) instead of the second wire bond (27) and short stud (28). The plated bumps (71) are fabricated using conventional photolithographic processes and should be less expensive than the wire bonded probe contacts (27+28).
  • FIG. 11 shows a top view of another alternate embodiment of the high density cantilever test probe (75). The cantilever test probes in this embodiment are only partially separated from the adjacent probe structures. A single slot (76) or series of holes and slots are created in the sheet of flexible polymer material to allow the probe tip (28) and second ball bond (27) to move independently of the adjacent probe tips. The geometry of the slot (76) can be modified to optimize the elastic behavior and compliance of the probe structure.
  • While we have described our preferred embodiments of our invention, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first disclosed.

Claims (13)

1-55. (canceled)
56. A high density probe for making electrical contact with a plurality of raised, flat or recessed contacts on an integrated circuit device comprising:
a first substrate having a first surface;
said first surface having a plurality of contact locations;
a plurality of first short studs extending outward from said contact locations, away from said first surface on said substrate;
a plurality of flexible electrically conductive beams having a plurality of electrical contact locations corresponding to said plurality of said first short studs;
said plurality of flexible electrically conductive beams project from said contact location on said second electrical conductor as a cantilevered electrically conductive beam substantially parallel to said first surface of said substrate;
a raised tip end on a surface of said plurality of flexible electrically conductive beams;
said plurality of electrically conductive beams have a bottom surface at least a portion of which is disposed facing and spread apart from said substrate.
57. A structure according to claim 56, wherein said raised tip ends are formed from a plurality of second ball bonds attached to said plurality of flexible electrically conductive beams with a plurality of second short studs extending outward from said second ball bonds, away from flexible electrically conductive beams.
58. A structure according to claim 56, wherein said plurality of flexible electrically conductive beams are completely separated from adjacent beams.
59. A structure according to claim 56, wherein the action of making electrical contact with said plurality of raised, flat or recessed contacts on said integrated circuit device causes said plurality of raised tip ends to wipe against said contacts on said integrated circuit device.
60. A structure according to claim 56, wherein said substrate is selected from the group consisting of:
a multilayer ceramic substrates with thick film wiring,
a multilayer ceramic substrates with thin film wiring,
a metallized ceramic substrates with thin film wiring,
an epoxy glass laminate substrates with copper wiring and
a silicon substrate with thin film wiring.
61. A structure according to claim 56, wherein said electrically conductive beam comprises a layer of flexible polymer material with said second electrical conductor disposed thereon.
62. A method according to claim 56, wherein said raised contact tips are plated bumps disposed on said flexible electrically conductive beam.
63. A structure according to claim 56, wherein a layer of elastomer material is added between said first surface of the substrate and the plurality of flexible electrically conductive beams, said layer of elastomeric material is patterned to be beneath said plurality of flexible electrically conductive beams.
64. A structure according to claim 56, wherein a plated bump is added to at least one of said of flexible electrically conductive beams at said cantilevered end thereof.
65. A structure according to claim 56, wherein a raised probe tip is formed at said cantilevered end of said flexible electrically conductive beam, said raised probe tip extends outward from said cantilevered end, away from said first surface of said substrate.
66. A structure according to claim 65, wherein said raised probe tips are plated pumps.
67. A structure according to claim 56, wherein said structures is an electrical connector.
US11/870,716 1996-03-12 2007-10-11 High density cantilevered probe for electronic devices Abandoned US20080024155A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/870,716 US20080024155A1 (en) 1996-03-12 2007-10-11 High density cantilevered probe for electronic devices

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US08/614,417 US5811982A (en) 1995-11-27 1996-03-12 High density cantilevered probe for electronic devices
US08/946,141 US5914614A (en) 1996-03-12 1997-10-07 High density cantilevered probe for electronic devices
US09/208,529 US6329827B1 (en) 1997-10-07 1998-12-09 High density cantilevered probe for electronic devices
US09/928,285 US6722032B2 (en) 1995-11-27 2001-08-10 Method of forming a structure for electronic devices contact locations
US10/742,685 US6880245B2 (en) 1996-03-12 2003-12-19 Method for fabricating a structure for making contact with an IC device
US11/101,309 US7332922B2 (en) 1996-03-12 2005-04-07 Method for fabricating a structure for making contact with a device
US11/870,716 US20080024155A1 (en) 1996-03-12 2007-10-11 High density cantilevered probe for electronic devices

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/101,309 Division US7332922B2 (en) 1996-03-12 2005-04-07 Method for fabricating a structure for making contact with a device

Publications (1)

Publication Number Publication Date
US20080024155A1 true US20080024155A1 (en) 2008-01-31

Family

ID=32686241

Family Applications (6)

Application Number Title Priority Date Filing Date
US10/742,685 Expired - Fee Related US6880245B2 (en) 1996-03-12 2003-12-19 Method for fabricating a structure for making contact with an IC device
US11/101,309 Expired - Fee Related US7332922B2 (en) 1996-03-12 2005-04-07 Method for fabricating a structure for making contact with a device
US11/870,450 Abandoned US20080030215A1 (en) 1996-03-12 2007-10-11 High density cantilevered probe for electronic devices
US11/870,705 Abandoned US20080024154A1 (en) 1996-03-12 2007-10-11 High density cantilevered probe for electronic devices
US11/870,700 Abandoned US20080088332A1 (en) 1996-03-12 2007-10-11 High density cantilevered probe for electronic devices
US11/870,716 Abandoned US20080024155A1 (en) 1996-03-12 2007-10-11 High density cantilevered probe for electronic devices

Family Applications Before (5)

Application Number Title Priority Date Filing Date
US10/742,685 Expired - Fee Related US6880245B2 (en) 1996-03-12 2003-12-19 Method for fabricating a structure for making contact with an IC device
US11/101,309 Expired - Fee Related US7332922B2 (en) 1996-03-12 2005-04-07 Method for fabricating a structure for making contact with a device
US11/870,450 Abandoned US20080030215A1 (en) 1996-03-12 2007-10-11 High density cantilevered probe for electronic devices
US11/870,705 Abandoned US20080024154A1 (en) 1996-03-12 2007-10-11 High density cantilevered probe for electronic devices
US11/870,700 Abandoned US20080088332A1 (en) 1996-03-12 2007-10-11 High density cantilevered probe for electronic devices

Country Status (1)

Country Link
US (6) US6880245B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101420170B1 (en) * 2013-03-26 2014-07-18 재단법인 서울테크노파크 Contactor of test socket for semiconductor device and method of manufacturing the same

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1774583A2 (en) * 2004-07-28 2007-04-18 Sv Probe Pte Ltd. Method and apparatus for producing co-planar bonding pads on a substrate
US7528616B2 (en) * 2005-05-27 2009-05-05 Lsi Corporation Zero ATE insertion force interposer daughter card
US8399291B2 (en) * 2005-06-29 2013-03-19 Intel Corporation Underfill device and method
WO2007092593A2 (en) * 2006-02-08 2007-08-16 Sv Probe Pte Ltd. Probe repair methods
US7437813B2 (en) * 2006-02-08 2008-10-21 Sv Probe Pte Ltd. Probe repair methods
US7637007B2 (en) * 2006-02-08 2009-12-29 Sv Probe Pte. Ltd. Approach for fabricating cantilever probes for probe card assemblies
WO2007098291A2 (en) * 2006-02-27 2007-08-30 Sv Probe Pte Ltd. Beam assembly method for large area array multi-beam dut probe cards
JP4842049B2 (en) * 2006-08-22 2011-12-21 株式会社日本マイクロニクス Probe assembly
CN100479127C (en) * 2007-03-27 2009-04-15 中国科学院上海微系统与信息技术研究所 Micro-mechanical wafer chip test detecting card and its production
JP5207659B2 (en) * 2007-05-22 2013-06-12 キヤノン株式会社 Semiconductor device
CN102693846A (en) * 2012-04-20 2012-09-26 石玉文 Super capacitor module
US8917105B2 (en) * 2012-05-25 2014-12-23 International Business Machines Corporation Solder bump testing apparatus and methods of use
US9086433B2 (en) 2012-12-19 2015-07-21 International Business Machines Corporation Rigid probe with compliant characteristics
US9723725B2 (en) * 2013-05-29 2017-08-01 Finisar Corporation Rigid-flexible circuit interconnects
JP2019060817A (en) * 2017-09-28 2019-04-18 日本特殊陶業株式会社 Wiring board for electronic component inspection device
CN111766413B (en) * 2020-08-14 2020-12-25 强一半导体(苏州)有限公司 Docking device for guide plate MEMS probe structure and switching layer
CN111766418B (en) * 2020-08-14 2021-01-19 强一半导体(苏州)有限公司 MEMS probe card
CN111766417B (en) * 2020-08-14 2020-12-08 强一半导体(苏州)有限公司 Template burning and engraving equipment for guide plate MEMS probe structure
TWI810571B (en) * 2021-05-21 2023-08-01 歆熾電氣技術股份有限公司 Board suitable for heat mounting, circuit board suitable for heat mounting and fixture suitable for heat mounting

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5070297A (en) * 1990-06-04 1991-12-03 Texas Instruments Incorporated Full wafer integrated circuit testing device
US6336269B1 (en) * 1993-11-16 2002-01-08 Benjamin N. Eldridge Method of fabricating an interconnection element

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1539692A1 (en) * 1966-06-23 1969-10-16 Blume & Redecker Gmbh Wrapping device for coils
US3623127A (en) * 1969-11-03 1971-11-23 Ashley C Glenn Electrical printed circuit switching device
US3864728A (en) * 1970-11-20 1975-02-04 Siemens Ag Semiconductor components having bimetallic lead connected thereto
CA954635A (en) * 1972-06-06 1974-09-10 Microsystems International Limited Mounting leads and method of fabrication
US3842189A (en) * 1973-01-08 1974-10-15 Rca Corp Contact array and method of making the same
US4382228A (en) * 1974-07-15 1983-05-03 Wentworth Laboratories Inc. Probes for fixed point probe cards
DE2608250C3 (en) * 1976-02-28 1985-06-05 Telefunken electronic GmbH, 7100 Heilbronn Method for thermocompression joining of metal connection contacts located on semiconductor bodies with associated housing connection parts and device for carrying out the method
US4553192A (en) * 1983-08-25 1985-11-12 International Business Machines Corporation High density planar interconnected integrated circuit package
US4751199A (en) * 1983-12-06 1988-06-14 Fairchild Semiconductor Corporation Process of forming a compliant lead frame for array-type semiconductor packages
JPS6149432A (en) * 1984-08-18 1986-03-11 Matsushita Electric Ind Co Ltd Manufacture of semiconductor device
US5917707A (en) * 1993-11-16 1999-06-29 Formfactor, Inc. Flexible contact structure with an electrically conductive shell
JP2533511B2 (en) * 1987-01-19 1996-09-11 株式会社日立製作所 Electronic component connection structure and manufacturing method thereof
US5086337A (en) * 1987-01-19 1992-02-04 Hitachi, Ltd. Connecting structure of electronic part and electronic device using the structure
US4918032A (en) * 1988-04-13 1990-04-17 General Motors Corporation Method for fabricating three-dimensional microstructures and a high-sensitivity integrated vibration sensor using such microstructures
JPH01313969A (en) * 1988-06-13 1989-12-19 Hitachi Ltd Semiconductor device
US4989069A (en) * 1990-01-29 1991-01-29 Motorola, Inc. Semiconductor package having leads that break-away from supports
US5090118A (en) * 1990-07-31 1992-02-25 Texas Instruments Incorporated High performance test head and method of making
US5177438A (en) * 1991-08-02 1993-01-05 Motorola, Inc. Low resistance probe for semiconductor
US5210939A (en) * 1992-04-17 1993-05-18 Intel Corporation Lead grid array integrated circuit
JPH06232233A (en) 1992-12-23 1994-08-19 Honeywell Inc Testing device of nude die
US5414371A (en) * 1993-03-25 1995-05-09 Probes Associates, Inc. Semiconductor device test probe ring apparatus and method of manufacture
US5811982A (en) * 1995-11-27 1998-09-22 International Business Machines Corporation High density cantilevered probe for electronic devices
US5412539A (en) 1993-10-18 1995-05-02 Hughes Aircraft Company Multichip module with a mandrel-produced interconnecting decal
US5974662A (en) * 1993-11-16 1999-11-02 Formfactor, Inc. Method of planarizing tips of probe elements of a probe card assembly
US5513430A (en) * 1994-08-19 1996-05-07 Motorola, Inc. Method for manufacturing a probe
US5476818A (en) * 1994-08-19 1995-12-19 Motorola, Inc. Semiconductor structure and method of manufacture
US5557214A (en) * 1995-02-06 1996-09-17 Barnett; C. Kenneth Micro beam probe semiconductor test interface
JP3123483B2 (en) * 1997-10-28 2001-01-09 日本電気株式会社 Probe card and probe card forming method
USRE41515E1 (en) * 1998-08-12 2010-08-17 Tokyo Electron Limited Contactor and production method for contactor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5070297A (en) * 1990-06-04 1991-12-03 Texas Instruments Incorporated Full wafer integrated circuit testing device
US6336269B1 (en) * 1993-11-16 2002-01-08 Benjamin N. Eldridge Method of fabricating an interconnection element

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101420170B1 (en) * 2013-03-26 2014-07-18 재단법인 서울테크노파크 Contactor of test socket for semiconductor device and method of manufacturing the same

Also Published As

Publication number Publication date
US20080030215A1 (en) 2008-02-07
US20080024154A1 (en) 2008-01-31
US20050179456A1 (en) 2005-08-18
US7332922B2 (en) 2008-02-19
US20040130343A1 (en) 2004-07-08
US6880245B2 (en) 2005-04-19
US20080088332A1 (en) 2008-04-17

Similar Documents

Publication Publication Date Title
US5914614A (en) High density cantilevered probe for electronic devices
US5811982A (en) High density cantilevered probe for electronic devices
US6329827B1 (en) High density cantilevered probe for electronic devices
US7332922B2 (en) Method for fabricating a structure for making contact with a device
US6722032B2 (en) Method of forming a structure for electronic devices contact locations
US5838160A (en) Integral rigid chip test probe
US6062879A (en) High density test probe with rigid surface structure
EP0925510B1 (en) Integrated compliant probe for wafer level test and burn-in
US6023103A (en) Chip-scale carrier for semiconductor devices including mounted spring contacts
US6104201A (en) Method and apparatus for passive characterization of semiconductor substrates subjected to high energy (MEV) ion implementation using high-injection surface photovoltage
US6655023B1 (en) Method and apparatus for burning-in semiconductor devices in wafer form
KR100278093B1 (en) Method of Mounting Resilient Contact Structures to Semiconductor Devices
US9404942B2 (en) Coaxial probe structure of elongated electrical conductors projecting from a support structure
US7160119B2 (en) Controlled compliance fine pitch electrical interconnect
EP0792463B1 (en) Mounting spring elements on semiconductor devices
US7276919B1 (en) High density integral test probe
US20010040460A1 (en) Method of making a high density integral test probe
US7172431B2 (en) Electrical connector design and contact geometry and method of use thereof and methods of fabrication thereof
US6525551B1 (en) Probe structures for testing electrical interconnections to integrated circuit electronic devices
EP0925513B1 (en) Wafer scale high density probe assembly, apparatus for use thereof and methods of fabrication thereof
EP1204988A2 (en) Controlled compliance fine pitch interconnect
US7282945B1 (en) Wafer scale high density probe assembly, apparatus for use thereof and methods of fabrication thereof
KR20010051757A (en) Ultrasonic assist of semiconductor device multi-probe testing

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION