US20080023805A1 - Array-Processed Stacked Semiconductor Packages - Google Patents
Array-Processed Stacked Semiconductor Packages Download PDFInfo
- Publication number
- US20080023805A1 US20080023805A1 US11/460,101 US46010106A US2008023805A1 US 20080023805 A1 US20080023805 A1 US 20080023805A1 US 46010106 A US46010106 A US 46010106A US 2008023805 A1 US2008023805 A1 US 2008023805A1
- Authority
- US
- United States
- Prior art keywords
- array
- terminals
- reflow
- substrate
- thickness
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73207—Bump and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/85951—Forming additional members, e.g. for reinforcing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
- H01L2924/13034—Silicon Controlled Rectifier [SCR]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
- H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Definitions
- the present invention is related in general to the field of semiconductor devices and processes, and more specifically to array-processed stacked semiconductor packages creating 3-dimensionally interconnected chips.
- the concept includes substrates and packaging methods for stacking devices and package-on-package options as well as assembly options for flip-chip and wire bond interconnections.
- the device can be the base for a vertically integrated semiconductor system, which may include integrated circuit chips of functional diversity and passive components.
- the resulting system should have excellent electrical performance, especially speed, and high product reliability. Further, it will be a technical advantage that the fabrication method of the system is flexible enough to be applied for different semiconductor product families and a wide spectrum of design and process variations.
- One embodiment of the invention is a semiconductor system of arrays of packaged devices.
- Each array includes a sheet-like substrate made of insulating material integral with conductive horizontal lines and vertical vias, and terminals on the surfaces.
- Semiconductor components which may include more than one active or passive chip, are attached to the substrate; the electrical connections may include flip-chip, wire bond, or combination techniques.
- Encapsulation compound which adheres to the substrate, embeds the connected components.
- Metal posts traverse the encapsulation compound vertically, connecting the substrate vias with pads on the encapsulation surface. The pads are covered with solder bodies used to connect to the next-level device array so that a 3-dimensional system of packaged devices is formed.
- the system includes a distribution of the encapsulation compound so that the compound thickness over the components is about equal to the substrate thickness.
- a balanced distribution of insulators is thus created, which and thus an overall system with a high degree of robustness against thermomechanical stress and distortion.
- Another embodiment of the invention is a method for fabricating a semiconductor system, in which arrays of semiconductor packages are processed and then stacked to produce a 3-dimensional system of packaged components.
- the system can be sawed into individual stacks of packaged devices.
- the method starts with a substrate such as a laminate tape with metal traces patterned on the top layer.
- a chip is attached to the top layer; the attachment may be performed by flip-chip technique, or by wire bonded technique.
- metal posts are built up on suitable pads on the top substrate layer; the posts need to be high enough to allow connection to the next package layer to be stacked.
- wire bond version wire loops are created on the top chip layer in addition to metal posts; these loops need to be high enough to allow connection to the next package layer to be stacked.
- the wire bond option allows direct chip connect to the upper stacked package.
- the assembly is then overmolded so that the mold compound reaches about the same thickness as the height of the posts and wire bonds and loops.
- the posts and bond wires are exposed using a post mold etch (wet or dry) or a polishing procedure.
- a post mold etch wet or dry
- s landing pad is deposited on the exposed wire to enable the package interconnect; the pad can also be used for routing.
- the molding step can be performed so that a balanced distribution of compound is achieved.
- the balanced stack option yields a mechanically resilient solution for the package stacks.
- the array is bonded to the next array using solder attachment on the metallization (alternatively, thermo-compression bonding may be used).
- solder attachment on the metallization alternatively, thermo-compression bonding may be used.
- the reflow of multiple stacked packages occurs at one time for the whole array.
- the substrate laminate tape
- the substrate can be glued or bonded to a mold cap; a mask protecting the posts/bondwires would be required for this step.
- a single ground plane can be shared.
- FIG. 1 shows a schematic cross section of a portion of an array including a semiconductor component flip-assembled on a substrate and embedded in encapsulation compound, which is traversed by metal posts.
- FIG. 2 depicts the schematic array portion of FIG. 1 for the case of equal thicknesses of the substrate and the encapsulation compound on top of the component.
- FIG. 3 shows a schematic top view of the array portion of FIG. 1 along the cut line A-A.
- FIG. 4 shows a schematic top view of the array portion of FIG. 1 along the cut line B-B.
- FIG. 5 is a schematic cross section of a stacked system of arrays including units assembled in the manner as illustrated in FIG. 1 .
- FIG. 6 is a schematic top view of the system shown in FIG. 5 .
- FIG. 7 shows a schematic cross section of a portion of an array including a semiconductor component attached to a substrate, wire bonded for electrical connection, and embedded in encapsulation compound, which is traversed by metal posts.
- FIG. 8 shows a schematic top view of the array portion of FIG. 7 along the cut line A-A.
- FIG. 9 shows a schematic top view of the array portion of FIG. 7 along the cut line B-B.
- FIG. 10 is a schematic cross section of a stacked system of arrays including units assembled in the manner as illustrated in FIG. 7 .
- FIG. 11 illustrates a schematic cross section of a stacked system of arrays including units with semiconductor components of different sizes or thicknesses.
- FIG. 12 depicts a schematic cross section of a balanced stacked system of arrays.
- FIG. 13 shows a schematic cross section of a stacked system of arrays, which share an electrical ground plane.
- FIG. 14 illustrates a schematic cross section of a stacked system of arrays, wherein the arrays include semiconductor components of different sizes or thicknesses and of different assembly techniques.
- FIG. 15 shows a schematic cross section of a portion of an array including a stack of two semiconductor components; the first component is flip-assembled on a substrate and the second component is wire bonded to the substrate; the stack is embedded in encapsulation compound, which is traversed by metal posts.
- FIG. 16 shows a schematic top view of the array portion of FIG. 15 along the cut line A-A.
- FIG. 17 shows a schematic top view of the array portion of FIG. 15 along the cut line B-B.
- FIG. 1 illustrates a portion, generally designated 100 , of an array shown more fully in FIG. 5 .
- the first array consists of one or more assembly sites as depicted in FIG. 1 ; in FIG. 5 , each array includes four assembly sites; arrays with considerably higher number of assembly sites can be manufactured.
- the sites may be arranged in x-direction as well as in y-direction; the number of sites may be different in x- and y-direction.
- the assembly site depicted in FIG. 1 shows a substrate 101 , which has a first surface 101 a and a second surface 101 b .
- the substrate is preferably made of a sheet-like insulating material such as polyimide- and/or epoxy-based compounds and has a thickness 101 c in the range from about 10 to 1000 ⁇ m.
- layers 102 of conductive horizontal lines preferably copper
- a network of conductive vertical vias 103 preferably copper
- Substrate 101 has on the first surface 101 a two sets of terminals.
- the terminals 104 of the first set are attachment sites and have a metallurgical surface composition suitable for metallic connection such as solder bumps or gold studs.
- a preferred surface composition is a layer of nickel with a top layer of palladium or gold.
- Substrate 101 further has a second set of terminals 105 on the first surface 101 a , and a third set of terminals 106 on the second surface 101 b .
- Preferred metal for terminals 105 and 106 is copper; terminals 106 are suitable for attachment of solder bodies.
- a semiconductor component 110 with I/O ports 111 is flip-attached to the substrate attachment sites (first set terminals 104 ) by means of connector bodies 112 , preferably metal studs such as gold of copper bumps.
- Component 110 may be a discrete component, an integrated circuit chip, or it may include a passive component such as capacitor, an inductor, or a resistor.
- the thickness 110 a of the component may vary from 10 to 400 ⁇ m; thicker or thinner components can be assembled.
- the type of chips, the size of the chips, and the thickness of the chips may vary from assembly site to assembly site; consequently, one assembly site may have an integrated circuit, the adjacent site a passive component, the next site a silicon controlled rectifier, etc.
- Component 110 is attached onto substrate 101 by the flip-chip technique, active face down.
- FIG. 1 also shows an example of an electrical connection 113 from the component 110 to substrate terminals 105 on first surface 101 a.
- metal posts 130 On at least portions of the second set terminals 105 on the first substrate surface 101 a are metal posts 130 , preferably made of copper or a copper alloy. The location of the posts matches at least portions of the third set terminals 106 on the second substrate surface 101 b .
- Posts 130 are preferably about vertical to the first substrate surface 101 a and have a height 130 a taller than the component thickness 110 a .
- the posts serve the vertical electrical connectivity and have, therefore, a diameter sufficiently wide to keep losses from inductive and capacitive resistance minimal.
- the posts rest on terminals 105 ; on the top end, the posts are capped by pads 131 .
- encapsulation compound 120 adheres to first substrate surface 101 a and embeds the connected component 110 .
- the thickness 121 of the compound is preferably at least equal to, but more preferably greater than the sum of the thicknesses of component, connectors, and terminals; thickness 121 is about equal to post height 130 a .
- the encapsulation material 120 is an epoxy-based molding compound, which is processed by the transfer molding technique.
- the most preferable structure has an encapsulation compound thickness 122 on top of the component 110 about equal to the thickness 201 c of substrate 201 .
- FIG. 2 illustrates an embodiment with this “balanced distribution” of polymers (encapsulation compound and insulating substrate). Experience has shown that a balanced distribution of polymers embedding a semiconductor component contributes to equalize compressive stress on the component and to yield a mechanically resilient array structure.
- reflow metal bodies 140 attached to pads 131 are reflow metal bodies 140 , preferably made of tin or a tin alloy. These reflow bodies 140 have a first reflow temperature and interconnect the first array with other arrays. After the assembly of all arrays into the semiconductor system, reflow bodies 150 may be attached to terminals 106 on the second substrate surface 101 b . The reflow temperature of bodies 150 is lower than the reflow temperature of bodies 140 .
- a cross section along cut line A-A in FIG. 1 will provide a top view as illustrated in FIG. 3 .
- the rows of pads 131 are shown in x- and y-direction.
- a cross section along cut line B-B in FIG. 1 will provide a bottom view as illustrated in FIG. 4 .
- the rows of posts 130 are shown in x- and y-direction.
- the two-dimensional array of metal studs 112 on I/O ports 111 are indicated as round entities.
- the first array of the embodiment under discussion is composed of units as described in FIG. 1 .
- a complete array composed of 4 such units is illustrated in FIG. 5 in a simplified manner; the array is designated 501 .
- the array has the same type component flip-assembled in each of the four units.
- components for different sizes, thicknesses, and device types may be assembled as an array (an embodiment using different assembly technique is shown in FIG. 11 ).
- a second array 502 of packaged devices is structured analogous to array 501 , based on units assembled as shown in FIG. 1 .
- the array has a sheet-like substrate 511 with a third surface 511 a and a fourth surface 511 b , and terminals on the both surfaces.
- the terminals 512 on the fourth surface match the pads 131 (covered with reflow metal) of the first array 501 .
- the second array 502 is aligned and connected with the first array 501 at the matching terminals 512 and 131 to form a 3-dimensional system of packaged devices.
- a third array to an n th array of packaged devices has a structure analogous to the structure of array 502 and 501 .
- these arrays are designated 503 , 504 , 505 , and 506 .
- These arrays have reflow metal of the same reflow temperature on all pads. After alignment, the reflow metals of all arrays are thus connected in one process step (see below).
- the result is a 3-dimensional system of packaged devices.
- 4 devices in the x-direction and 6 devices in the y-direction are shown.
- Taking a top view of the pads 531 on the metal posts of top array 506 delivers FIG. 6 .
- the devices have identical components; as stated earlier, other embodiments have components of different types, sizes, and thicknesses; see also FIG. 11 .
- the system of FIGS. 5 and 6 may be singulated into vertical stacks of devices.
- FIG. 7 illustrates a portion, generally designated 700 , of a first array shown more fully in FIG. 10 .
- the first array consists of one or more assembly sites as depicted in FIG. 7 ; in FIG. 10 , each array includes four assembly sites; arrays with considerably higher number of assembly sites can be manufactured.
- the sites may be arranged in x-direction as well as in y-direction; the number of sites may be different in x- and y-direction.
- the assembly site depicted in FIG. 7 shows a substrate 701 , which has a first surface 701 a and a second surface 701 b .
- the substrate is preferably made of a sheet-like insulating material such as polyimide- and/or epoxy-based compounds and has a thickness 701 c in the range from about 10 to 1000 ⁇ m.
- layers 702 of conductive horizontal lines (preferably copper) are layers 702 of conductive horizontal lines (preferably copper), and extending from surfaces 701 a to surface 701 b is a network of conductive vertical vias 703 (preferably copper).
- Substrate 701 may have an array of assembly sites; one of these sites is illustrated in FIG. 7 .
- Substrate 701 has on the first surface 701 a a chip attachment location 704 and two sets of terminals.
- the terminals 705 of the first set are in proximity of component 710 , preferably made of copper and have a metallurgical surface composition suitable for wire bonding (for example gold surface layer).
- Substrate 701 further has a second set of terminals 706 on the first surface 701 a , preferably made of copper and with a metallurgical surface composition for metal post deposition (preferably copper).
- a third, a fourth, and a fifth set of terminals are on the second surface 701 b .
- Preferred metal for these terminals is copper; they are suitable for attachment of solder bodies.
- the location of the third set terminals 707 match the metal posts 730 ; the location of the fourth set terminals 708 match the contact pads 732 on the wire span tops; and the location of the fifth set terminals 709 match the contact pads 733 on the wire loop tops.
- a semiconductor component 710 has an active surface 710 a , a passive surface 710 b , and a thickness 710 c .
- Component 710 is attached with its passive surface 710 b onto substrate attachment location 704 .
- the component On the active surface 710 a , the component has a first set of I/O ports 711 , which serve as bond pads for the wire spans, and a second set of I/O ports 712 , which serve as bond pads for the wire loops.
- Component 710 may be a discrete component, an integrated circuit chip, or it may include a passive component such as capacitor, an inductor, or a resistor.
- the thickness 710 c of the component may vary from 10 to 400 ⁇ m; thicker or thinner components can be assembled.
- FIG. 7 shows two modes of electrical connection for component 710 .
- Bond wire spans 713 connect the first set ports 711 with the respective first set terminals 705 .
- the wire spans reach a certain height over the active component surface.
- Bond wire loops 714 are on each second set port 712 .
- the tops of all loops 714 are in the same plane as the tops of the wire spans 713 ; the loops 714 reach the same height over the active component surface as the wire spans 713 .
- metal posts 730 On at least portions of the second set terminals 706 on the first substrate surface 701 a are metal posts 730 , preferably made of copper or a copper alloy. The location of the posts matches the third set terminals 707 on the second substrate surface 701 b .
- Posts 730 are preferably about vertical to the first substrate surface 701 a and have a height 730 a taller than the sum of the component thickness 710 c and the wire loop height.
- the posts serve the vertical electrical connectivity and have, therefore, a diameter sufficiently wide to keep losses from inductive and capacitive resistance minimal.
- the posts rest on terminals 706 ; on the top end, the posts are capped by pads 731 . These pads match the locations of the third set terminals 707 on the second substrate surface 701 b.
- tops of the wire spans and the wire loops have contact pads.
- pads 732 contacting the wire span tops, match the locations of the fourth set terminals 708 ; pads 733 , in contact with the wire loop tops, match the fifth set terminals 709 .
- encapsulation compound 720 adheres to first substrate surface 701 a and embeds the connected component 710 .
- the thickness 721 of the compound is about equal to post height 730 a .
- the encapsulation material 720 is an epoxy-based molding compound, which is processed by the transfer molding technique.
- the most preferable structure has an encapsulation compound thickness 722 on top of the active surface 710 a of component 710 about equal to the thickness 701 c of substrate 701 .
- a “balanced distribution” of polymers (encapsulation compound and insulating substrate) embedding a semiconductor component contributes to equalize compressive stress on the component and to yield a mechanically resilient array structure.
- reflow metal bodies 740 preferably made of tin or a tin alloy. These reflow bodies 740 have a fist reflow temperature and interconnect the first array with other arrays. After the assembly of all arrays into the semiconductor system, reflow bodies 750 may be attached to terminals 707 , 708 , and 709 on the second substrate surface 701 b . The reflow temperature of bodies 750 is lower than the reflow temperature of bodies 740 .
- a cross section along cut line A-A in FIG. 7 provides a top view as illustrated in FIG. 8 .
- the rows of posts 730 are shown in x- and y-direction.
- a cross section along cut line B-B in FIG. 7 provides a bottom view as illustrated in FIG. 9 .
- the rows of first set terminals 705 and second set terminals 706 are shown in x- and y-direction.
- the first array of the embodiment under discussion is composed of units as described in FIG. 7 .
- a complete array composed of 4 such units is illustrated in FIG. 10 in a simplified manner; the array is designated 1001 .
- the array has the same type component wire-assembled in each of the four units. In other embodiments, components for different sizes, thicknesses, and device types may be assembled as an array (an embodiment is shown in FIG. 11 ).
- a second array 1002 of packaged devices is structured analogous to array 1001 , based on units assembled as shown in FIG. 7 .
- Array 1002 has a sheet-like substrate 1011 with a third surface 1011 a and a fourth surface 1011 b , and terminals on the both surfaces.
- the terminals 1012 on the fourth surface match the pads 731 , 732 , and 733 (covered with reflow metal, see FIG. 7 ) of the first array 1001 .
- the second array 1002 is aligned and connected with the first array 1001 at the matching terminals 1012 and 731 , 732 , and 733 to form a 3-dimensional system of packaged devices.
- a third array to an n th array of packaged devices has a structure analogous to the structure of array 1002 and 1001 .
- these arrays are designated 1003 , 1004 , 1005 , 1006 , and 1007 .
- These arrays have reflow metal of the same reflow temperature on all pads. After alignment, the reflow metals of all arrays are thus connected in one process step (see below). The result is a 3-dimensional system of packaged devices. In the side view of FIG. 10 , 4 devices in the x-direction and 7 devices in the y-direction are shown.
- the devices have identical components; as stated earlier, other embodiments have components of different types, sizes, and thicknesses.
- An example of these embodiments is illustrated in FIG. 11 .
- Arrays 1101 , 1102 , 1104 , 1105 , and 1106 include components 1110 of equal size and thickness, assembled by bond wires; the device type may be different, however.
- Arrays 1103 and 1107 include components 1110 , 1111 , 1112 of different size and thickness, assembled by wire bonds.
- FIGS. 10 and 11 may be singulated into vertical stacks of devices.
- a cut along line 1040 in FIG. 10 and line 1140 in FIG. 11 singulates a stack of packaged devices.
- FIG. 12 illustrates another embodiment of array-processed stacked semiconductor packages, which emphasizes the balancing of the stack for a mechanically resilient stack-up solution.
- subassembly 1201 three arrays of packaged devices are assembled as a system using the method described in FIG. 10 .
- subassembly 1202 three arrays of packaged of packaged devices are assembled as a system using the process described in FIG. 10 .
- subassembly 1202 is flipped relative to subassembly 1201 and soldered onto subassembly 1201 , using the matching reflow bodies 1210 .
- the reflow temperature of bodies 1210 is lower than the reflow temperature of the reflow bodies used earlier in the assembly of the subassemblies; see description for FIG. 10 .
- a cut along line 1220 singulates stack 1230 . This stack exhibits carefully balanced mechanical characteristics for resiliency and stress robustness.
- FIG. 13 depicts an embodiment, in which a single ground plane 1301 is shared by two or more array-assembled packages in a stack.
- the ground plane portion 1301 a serves the seven packaged devices of stack 1310 .
- FIG. 14 illustrates another embodiment, generally designated 1400 , of the invention.
- the arrays 1401 , 1402 , 1403 , and 1404 (containing four units each) have been processed by wire bonding as described in FIG. 7
- array 1405 has been processed by flip-chip technique as described in FIG. 1 .
- Each array includes a sheet-like substrate ( 1411 , 1412 , etc.); the components may include one or more active or passive chips, or chips of different sizes.
- Encapsulation compound 1412 , 1422 , etc.
- Metal posts ( 1431 , 1432 , etc.) traverse the encapsulation compound vertically.
- a stack 1450 may be singulated. This stack includes a system of devices using mixed assembly technologies, wire bonding and flip-chip assembly, and also mixed component sizes.
- FIGS. 15 to 17 Another embodiment of the invention involving mixed assembly technologies is depicted in FIGS. 15 to 17 .
- This embodiment concerns a stack of two or more chips, which are assembled by flip-chip as well as wire bonding techniques.
- FIG. 15 illustrates a portion, generally designated 1500 , of an array.
- the assembly site depicted in FIG. 15 shows a substrate 1501 , which has a first surface 1501 a and a second surface 1501 b .
- the substrate is preferably made of a sheet-like insulating material such as polyimide- and/or epoxy-based compounds and has a thickness 1501 c in the range from about 10 to 1000 ⁇ m.
- Between surfaces 1501 a and 1501 b are layers 1502 of conductive horizontal lines (preferably copper), and extending from surfaces 1501 a to surface 1501 b is a network of conductive vertical vias 1503 (preferably copper).
- Substrate 1501 may have an array of assembly sites; one of these sites is illustrated in FIG. 15 .
- Substrate 1501 has on the first surface 1501 a three set of terminals.
- the terminals 1504 of the first set are component attachment sites, preferably copper, and have a metallurgical surface composition suitable for metallic connection such as solder bumps or gold studs (preferably nickel with a top layer of palladium or gold).
- Terminals 1505 of the second set are in proximity of component 1510 , preferably made of copper and have a metallurgical surface composition suitable for wire bonding (for example gold surface layer).
- Substrate 1501 further has a third set of terminals 1506 on the first surface 1501 a , preferably made of copper and with a metallurgical surface composition for metal post deposition (preferably copper).
- a fourth, a fifth, and a sixth set of terminals are on the second surface 1501 b .
- Preferred metal for these terminals is copper; they are suitable for attachment of solder bodies.
- the location of the fourth set terminals 1507 match the metal posts 1530 ; the location of the fifth set terminals 1508 match the contact pads 1532 on the wire span tops; and the location of the sixth set terminals 1509 match the contact pads 1533 on the wire loop tops.
- a first semiconductor component 1510 has an active surface with I/O ports 1511 , a passive surface, and a thickness 1510 c .
- Component 1510 is flip-attached with its active surface onto the substrate attachment sites (first set terminals 1504 ) by means of connector bodies 1512 , preferably metal studs such as gold or copper bumps.
- Component 1510 may be a discrete component, an integrated circuit chip, or a passive component. Thickness 1510 c may vary from 10 to 400 ⁇ m; thicker or thinner components can be assembled.
- a second semiconductor component 1560 has an active surface 1560 a with a first and second set of I/O ports, a passive surface 1560 b , and a thickness 1560 c .
- the first set of I/O ports 1561 serves as bond pads for the wire spans, and the second set of I/O ports 1562 serves as bond pads for the wire loops.
- Component 1560 may be a discrete component, an integrated circuit chip, or it may be a passive component.
- the thickness 1560 c of the component may vary from 10 to 400 ⁇ m; thicker or thinner components can be assembled.
- the passive surface 1560 b of the second component 1560 is adhesively attached to the passive surface of the first component 1510 .
- FIG. 15 shows two modes of electrical connection for the components.
- Component 1510 is flip-attached and component 1560 is connected by wire bonds.
- Bond wire spans 1563 connect the first set ports 1561 with the respective first set terminals 1605 .
- the wire spans reach a certain height over the active component surface.
- Bond wire loops 1564 are on each second set port 1562 .
- the tops of all loops 1564 are in the same plane as the tops of the wire spans 1563 ; the loops 714 reach the same height over the active component surface as the wire spans 1563 .
- metal posts 1530 On at least portions of the third set terminals 1506 on the first substrate surface 1501 a are metal posts 1530 , preferably made of copper or a copper alloy. The location of the posts matches the fourth set terminals 1507 on the second substrate surface 1501 b .
- Posts 1530 are preferably about vertical to the first substrate surface 1501 a and have a height 1530 a taller than the sum of the component thicknesses 1510 c and 1560 c , and the wire loop height.
- the posts serve the vertical electrical connectivity and have, therefore, a diameter sufficiently wide to keep losses from inductive and capacitive resistance minimal.
- the posts rest on terminals 1506 ; on the top end, the posts are capped by pads 1531 . These pads match the locations of the fourth set terminals 1507 on the second substrate surface 1501 b.
- tops of the wire spans and the wire loops have contact pads.
- pads 1532 contacting the wire span tops, match the locations of the fifth set terminals 1508 ; pads 1533 , in contact with the wire loop tops, match the sixth set terminals 1509 .
- encapsulation compound 1520 adheres to first substrate surface 1501 a and embeds the connected components 1510 and 1560 .
- the thickness 1521 of the compound is about equal to post height 1530 a .
- the encapsulation material 1520 is an epoxy-based molding compound, which is processed by the transfer molding technique.
- the most preferable structure has an encapsulation compound thickness 1522 on top of the active surface 1560 a of component 1560 about equal to the thickness 1501 c of substrate 1501 .
- reflow metal bodies 1540 preferably made of tin or a tin alloy. These reflow bodies 1540 have a fist reflow temperature and interconnect a first array with other arrays. After the assembly of all arrays into the semiconductor system, reflow bodies 1550 may be attached to terminals 1507 , 1508 , and 1509 on the second substrate surface 1501 b . The reflow temperature of bodies 1550 is lower than the reflow temperature of bodies 1540 .
- a cross section along cut line A-A in FIG. 15 provides a top view as illustrated in FIG. 16 .
- the rows of posts 1530 are shown in x- and y-direction.
- a cross section along cut line B-B in FIG. 15 provides a bottom view as illustrated in FIG. 17 .
- the rows of posts 1530 are shown in x- and y-direction.
- the two-dimensional array of metal studs 1512 on I/O ports 1511 are indicated as round entities.
- FIGS. 5 and 6 Another embodiment of the invention is a method for fabricating a semiconductor system as illustrated in FIGS. 5 and 6 .
- the method includes the steps for fabricating a first array of packaged devices exemplified in FIGS. 1 and 2 , which includes the steps of:
- the substrate made of insulating material integral with conductive horizontal lines between the surfaces and conductive vertical vias extending from the first to the second surface;
- each site including a first and a second set of terminals on the first surface, and a third set of terminals on the second surface;
- metal posts at least on portions of the second set terminals, the posts being about vertical to the first surface and having a height taller than the component thickness, the post locations matching at least portions of the terminals on the second surface;
- the method then continues by fabricating a second array of packaged devices using the same steps as fabricating the first array.
- the substrate of the second array has a third and a fourth surface; the terminals on the fourth surface match the reflow metal-covered pads of the first array; and the reflow metal has the same reflow temperature as for the first array.
- a semiconductor system is assembled by aligning and contacting the terminals on the fourth surface of the second array with the reflow metal-covered pads of the first array; and then applying thermal energy to reflow the reflow metals of both arrays to bond and electrically connect the first and the second array.
- the assembled arrays can be sawed vertically to singulate individual stacks of packaged devices.
- FIGS. 10 to 14 Another embodiment of the invention is a method for fabricating a semiconductor system as illustrated in FIGS. 10 to 14 .
- the method includes the steps for fabricating a first array of packaged devices exemplified in FIG. 7 , which includes the steps of:
- the substrate made of insulating material integral with conductive horizontal lines between the surfaces and conductive vertical vias extending from the first to the second surface;
- each site including a component attach location, a first and a second set of terminals on the first surface, and a third, a fourth, and a fifth set of terminals on the second surface;
- semiconductor components with a thickness, an active surface with a first and a second set of I/O ports, and a passive surface;
- metal posts on the second set terminals to match the locations of the third set terminals, the posts being about vertical to the first surface and having a height to reach the plane of the wire span tops and wire loop tops;
- the method then continues by fabricating a second array of packaged devices using the same steps as fabricating the first array.
- the substrate of the second array has a third and a fourth surface; the terminals on the fourth surface match the reflow-metal covered pads of the first array; and the reflow metal has the same reflow temperature as in the first array.
- a semiconductor system is assembled by aligning and contacting the terminals on the fourth surface of the second array with the reflow metal-covered pads of the first array; and then applying thermal energy to reflow the reflow metals of both arrays to bond and electrically connect the first and the second array.
- the assembled arrays can be sawed vertically to singulate individual stacks of packaged devices.
- Another embodiment of the invention is a method for fabricating a semiconductor system, which includes the steps for fabricating a first array of packaged devices exemplified in FIG. 15 :
- the substrate made of insulating material integral with conductive horizontal lines between the surfaces and conductive vertical vias extending from the first to the second surface;
- each site including a first, a second, and a third set of terminals on the first surface, and a fourth, a fifth, and a sixth set of terminals on the second surface;
- first semiconductor components with a first thickness, an active surface with I/O ports, and a passive surface;
- second semiconductor components with a second thickness, an active surface with a first and a second set of I/O ports, and a passive surface;
- metal posts at least on portions of the second set terminals to match the locations of the fourth set terminals, the posts being about normal to the first surface and having a height to reach the plane of the wire span tops and wire loop tops;
- the method then continues by fabricating a second array of packaged devices using the same steps as fabricating the first array.
- the substrate of the second array has a third and a fourth surface; the terminals on the fourth surface match the reflow-metal covered pads of the first array; and the reflow metal has the same reflow temperature as for the first array.
- a semiconductor system is assembled by aligning and contacting the terminals on the fourth surface of the second array with the reflow metal-covered pads of the first array; and then applying thermal energy to reflow the reflow metals of both arrays to bond and electrically connect the first and the second array.
- the assembled arrays can be sawed vertically to singulate individual stacks of packaged devices.
Abstract
One embodiment of the invention is a semiconductor system (1400) of arrays (1401, 1402, etc.) of packaged devices. Each array includes a sheet-like substrate (1411, 1412, etc.) made of insulating material integral with conductive horizontal lines and vertical vias, and terminals on the surfaces. Semiconductor components, which may include more than one active or passive chips, or chips of different sizes, are attached to the substrate; the electrical connections may include flip-chip, wire bond, or combination techniques. Encapsulation compound (1412, 1422, etc.), which adheres to the substrate, embeds the connected components. Metal posts (1431, 1432, etc.) traverse the encapsulation compound vertically, connecting the substrate vias with pads on the encapsulation surface. The pads are covered with solder bodies used to connect to the next-level device array so that a 3-dimensional system of packaged devices is formed.
Description
- The present invention is related in general to the field of semiconductor devices and processes, and more specifically to array-processed stacked semiconductor packages creating 3-dimensionally interconnected chips.
- The long-term trend in semiconductor technology to double the functional complexity of its products every 18 months (Moore's “law”) has several implicit consequences. First, the higher product complexity should largely be achieved by shrinking the feature sizes of the chip components while holding the package dimensions constant; preferably, even the packages should shrink. Second, the increased functional complexity should be paralleled by an equivalent increase in reliability of the product. Third, the cost per functional unit should drop with each generation of complexity so that the cost of the product with its doubled functionality would increase only slightly.
- As for the challenges in semiconductor packaging, the major trends are efforts to shrink the outline of a discrete package so that the package consumes less area and less height when it is mounted onto the circuit board, and to reach these goals with minimum cost (both material and manufacturing cost). Recently, another requirement was added to this list, namely the need to design packages so that stacking of chips and/or packages becomes an option to increase functional density and reduce device thickness. Furthermore, it is expected that a successful strategy for stacking chips and packages would shorten the time-to-market of innovative products, which utilize available chips of various capabilities (such as processors and memory chips) and would not have to wait for a redesign of chips.
- Recent applications especially for hand-held wireless equipments, combined with ambitious requirements for data volume and high processing speed, place new, stringent constraints on the size and volume of semiconductor components used for these applications. Consequently, the market place is renewing a push to shrink discrete semiconductor devices both in two and in three dimensions, and this miniaturization effort includes packaging strategies for semiconductor devices as well as electronic systems.
- Applicants recognize the need for a fresh concept of achieving a coherent, low-cost method of assembling high lead count, yet low contour devices. The concept includes substrates and packaging methods for stacking devices and package-on-package options as well as assembly options for flip-chip and wire bond interconnections. The device can be the base for a vertically integrated semiconductor system, which may include integrated circuit chips of functional diversity and passive components. The resulting system should have excellent electrical performance, especially speed, and high product reliability. Further, it will be a technical advantage that the fabrication method of the system is flexible enough to be applied for different semiconductor product families and a wide spectrum of design and process variations.
- One embodiment of the invention is a semiconductor system of arrays of packaged devices. Each array includes a sheet-like substrate made of insulating material integral with conductive horizontal lines and vertical vias, and terminals on the surfaces. Semiconductor components, which may include more than one active or passive chip, are attached to the substrate; the electrical connections may include flip-chip, wire bond, or combination techniques. Encapsulation compound, which adheres to the substrate, embeds the connected components. Metal posts traverse the encapsulation compound vertically, connecting the substrate vias with pads on the encapsulation surface. The pads are covered with solder bodies used to connect to the next-level device array so that a 3-dimensional system of packaged devices is formed.
- In another embodiment of the invention, the system includes a distribution of the encapsulation compound so that the compound thickness over the components is about equal to the substrate thickness. A balanced distribution of insulators is thus created, which and thus an overall system with a high degree of robustness against thermomechanical stress and distortion.
- Another embodiment of the invention is a method for fabricating a semiconductor system, in which arrays of semiconductor packages are processed and then stacked to produce a 3-dimensional system of packaged components. The system can be sawed into individual stacks of packaged devices. The method starts with a substrate such as a laminate tape with metal traces patterned on the top layer. A chip is attached to the top layer; the attachment may be performed by flip-chip technique, or by wire bonded technique. In the flip-chip version, metal posts are built up on suitable pads on the top substrate layer; the posts need to be high enough to allow connection to the next package layer to be stacked. In the wire bond version, wire loops are created on the top chip layer in addition to metal posts; these loops need to be high enough to allow connection to the next package layer to be stacked. The wire bond option allows direct chip connect to the upper stacked package.
- The assembly is then overmolded so that the mold compound reaches about the same thickness as the height of the posts and wire bonds and loops. The posts and bond wires are exposed using a post mold etch (wet or dry) or a polishing procedure. For the exposed wire bond version, s landing pad is deposited on the exposed wire to enable the package interconnect; the pad can also be used for routing. The molding step can be performed so that a balanced distribution of compound is achieved. The balanced stack option yields a mechanically resilient solution for the package stacks.
- The array is bonded to the next array using solder attachment on the metallization (alternatively, thermo-compression bonding may be used). The reflow of multiple stacked packages occurs at one time for the whole array. To enhance the strength of the package, the substrate (laminate tape) can be glued or bonded to a mold cap; a mask protecting the posts/bondwires would be required for this step. Between two package levels, a single ground plane can be shared.
- The technical advances represented by certain embodiments of the invention will become apparent from the following description of the preferred embodiments of the invention, when considered in conjunction with the accompanying drawings and the novel features set forth in the appended claims.
-
FIG. 1 shows a schematic cross section of a portion of an array including a semiconductor component flip-assembled on a substrate and embedded in encapsulation compound, which is traversed by metal posts. -
FIG. 2 depicts the schematic array portion ofFIG. 1 for the case of equal thicknesses of the substrate and the encapsulation compound on top of the component. -
FIG. 3 shows a schematic top view of the array portion ofFIG. 1 along the cut line A-A. -
FIG. 4 shows a schematic top view of the array portion ofFIG. 1 along the cut line B-B. -
FIG. 5 is a schematic cross section of a stacked system of arrays including units assembled in the manner as illustrated inFIG. 1 . -
FIG. 6 is a schematic top view of the system shown inFIG. 5 . -
FIG. 7 shows a schematic cross section of a portion of an array including a semiconductor component attached to a substrate, wire bonded for electrical connection, and embedded in encapsulation compound, which is traversed by metal posts. -
FIG. 8 shows a schematic top view of the array portion ofFIG. 7 along the cut line A-A. -
FIG. 9 shows a schematic top view of the array portion ofFIG. 7 along the cut line B-B. -
FIG. 10 is a schematic cross section of a stacked system of arrays including units assembled in the manner as illustrated inFIG. 7 . -
FIG. 11 illustrates a schematic cross section of a stacked system of arrays including units with semiconductor components of different sizes or thicknesses. -
FIG. 12 depicts a schematic cross section of a balanced stacked system of arrays. -
FIG. 13 shows a schematic cross section of a stacked system of arrays, which share an electrical ground plane. -
FIG. 14 illustrates a schematic cross section of a stacked system of arrays, wherein the arrays include semiconductor components of different sizes or thicknesses and of different assembly techniques. -
FIG. 15 shows a schematic cross section of a portion of an array including a stack of two semiconductor components; the first component is flip-assembled on a substrate and the second component is wire bonded to the substrate; the stack is embedded in encapsulation compound, which is traversed by metal posts. -
FIG. 16 shows a schematic top view of the array portion ofFIG. 15 along the cut line A-A. -
FIG. 17 shows a schematic top view of the array portion ofFIG. 15 along the cut line B-B. -
FIG. 1 illustrates a portion, generally designated 100, of an array shown more fully inFIG. 5 . Actually it is, inFIG. 5 , the first array of several arrays, which together form a semiconductor system. The first array consists of one or more assembly sites as depicted inFIG. 1 ; inFIG. 5 , each array includes four assembly sites; arrays with considerably higher number of assembly sites can be manufactured. In addition, the sites may be arranged in x-direction as well as in y-direction; the number of sites may be different in x- and y-direction. - The assembly site depicted in
FIG. 1 shows asubstrate 101, which has afirst surface 101 a and asecond surface 101 b. The substrate is preferably made of a sheet-like insulating material such as polyimide- and/or epoxy-based compounds and has athickness 101 c in the range from about 10 to 1000 μm. Betweensurfaces layers 102 of conductive horizontal lines (preferably copper), and extending fromsurfaces 101 a to surface 101 b is a network of conductive vertical vias 103 (preferably copper). -
Substrate 101 has on thefirst surface 101 a two sets of terminals. Theterminals 104 of the first set are attachment sites and have a metallurgical surface composition suitable for metallic connection such as solder bumps or gold studs. A preferred surface composition is a layer of nickel with a top layer of palladium or gold.Substrate 101 further has a second set ofterminals 105 on thefirst surface 101 a, and a third set ofterminals 106 on thesecond surface 101 b. Preferred metal forterminals terminals 106 are suitable for attachment of solder bodies. - In
FIG. 1 , asemiconductor component 110 with I/O ports 111 is flip-attached to the substrate attachment sites (first set terminals 104) by means ofconnector bodies 112, preferably metal studs such as gold of copper bumps.Component 110 may be a discrete component, an integrated circuit chip, or it may include a passive component such as capacitor, an inductor, or a resistor. Thethickness 110 a of the component may vary from 10 to 400 μm; thicker or thinner components can be assembled. - It should be stressed that in an array, the type of chips, the size of the chips, and the thickness of the chips may vary from assembly site to assembly site; consequently, one assembly site may have an integrated circuit, the adjacent site a passive component, the next site a silicon controlled rectifier, etc.
-
Component 110 is attached ontosubstrate 101 by the flip-chip technique, active face down.FIG. 1 also shows an example of anelectrical connection 113 from thecomponent 110 tosubstrate terminals 105 onfirst surface 101 a. - On at least portions of the
second set terminals 105 on thefirst substrate surface 101 a aremetal posts 130, preferably made of copper or a copper alloy. The location of the posts matches at least portions of thethird set terminals 106 on thesecond substrate surface 101 b.Posts 130 are preferably about vertical to thefirst substrate surface 101 a and have aheight 130 a taller than thecomponent thickness 110 a. The posts serve the vertical electrical connectivity and have, therefore, a diameter sufficiently wide to keep losses from inductive and capacitive resistance minimal. The posts rest onterminals 105; on the top end, the posts are capped bypads 131. - In
FIG. 1 ,encapsulation compound 120 adheres tofirst substrate surface 101 a and embeds the connectedcomponent 110. Thethickness 121 of the compound is preferably at least equal to, but more preferably greater than the sum of the thicknesses of component, connectors, and terminals;thickness 121 is about equal to postheight 130 a. Preferably, theencapsulation material 120 is an epoxy-based molding compound, which is processed by the transfer molding technique. - The most preferable structure has an
encapsulation compound thickness 122 on top of thecomponent 110 about equal to thethickness 201 c ofsubstrate 201.FIG. 2 illustrates an embodiment with this “balanced distribution” of polymers (encapsulation compound and insulating substrate). Experience has shown that a balanced distribution of polymers embedding a semiconductor component contributes to equalize compressive stress on the component and to yield a mechanically resilient array structure. - Referring now to
FIG. 1 , attached topads 131 arereflow metal bodies 140, preferably made of tin or a tin alloy. These reflowbodies 140 have a first reflow temperature and interconnect the first array with other arrays. After the assembly of all arrays into the semiconductor system,reflow bodies 150 may be attached toterminals 106 on thesecond substrate surface 101 b. The reflow temperature ofbodies 150 is lower than the reflow temperature ofbodies 140. - A cross section along cut line A-A in
FIG. 1 will provide a top view as illustrated inFIG. 3 . The rows ofpads 131 are shown in x- and y-direction. A cross section along cut line B-B inFIG. 1 will provide a bottom view as illustrated inFIG. 4 . The rows ofposts 130 are shown in x- and y-direction. In addition, the two-dimensional array ofmetal studs 112 on I/O ports 111 are indicated as round entities. - The first array of the embodiment under discussion is composed of units as described in
FIG. 1 . A complete array composed of 4 such units is illustrated inFIG. 5 in a simplified manner; the array is designated 501. The array has the same type component flip-assembled in each of the four units. In other embodiments, components for different sizes, thicknesses, and device types may be assembled as an array (an embodiment using different assembly technique is shown inFIG. 11 ). - A
second array 502 of packaged devices is structured analogous toarray 501, based on units assembled as shown inFIG. 1 . The array has a sheet-like substrate 511 with athird surface 511 a and afourth surface 511 b, and terminals on the both surfaces. Theterminals 512 on the fourth surface match the pads 131 (covered with reflow metal) of thefirst array 501. - The
second array 502 is aligned and connected with thefirst array 501 at thematching terminals - A third array to an nth array of packaged devices has a structure analogous to the structure of
array FIG. 5 , these arrays are designated 503, 504, 505, and 506. These arrays have reflow metal of the same reflow temperature on all pads. After alignment, the reflow metals of all arrays are thus connected in one process step (see below). The result is a 3-dimensional system of packaged devices. In the side view ofFIG. 5 , 4 devices in the x-direction and 6 devices in the y-direction are shown. Taking a top view of thepads 531 on the metal posts oftop array 506 deliversFIG. 6 . In the top view ofFIG. 6 , 4 devices in the x-direction and 4 devices in the z-direction are shown. Combining the views ofFIG. 5 andFIG. 6 indicates that the complete 3-dimensional system includes 4×6×4=96 packaged devices. - In the embodiment of
FIGS. 5 and 6 , the devices have identical components; as stated earlier, other embodiments have components of different types, sizes, and thicknesses; see alsoFIG. 11 . - The system of
FIGS. 5 and 6 may be singulated into vertical stacks of devices. Preferably using a saw, a cut alongline 540 singulates astack 541 including 1×6×4=24 packaged devices. A cut alongline 550 singulates another stack of 1×6×4=24 packaged devices. The remainingstack 561 includes 2×6×4=48 packaged devices. - Another embodiment of the invention is depicted in
FIGS. 7 to 14 .FIG. 7 illustrates a portion, generally designated 700, of a first array shown more fully inFIG. 10 . Actually it is, inFIG. 10 , the first array of several arrays, which together form a semiconductor system. The first array consists of one or more assembly sites as depicted inFIG. 7 ; inFIG. 10 , each array includes four assembly sites; arrays with considerably higher number of assembly sites can be manufactured. In addition, the sites may be arranged in x-direction as well as in y-direction; the number of sites may be different in x- and y-direction. - The assembly site depicted in
FIG. 7 shows asubstrate 701, which has afirst surface 701 a and asecond surface 701 b. The substrate is preferably made of a sheet-like insulating material such as polyimide- and/or epoxy-based compounds and has athickness 701 c in the range from about 10 to 1000 μm. Betweensurfaces layers 702 of conductive horizontal lines (preferably copper), and extending fromsurfaces 701 a to surface 701 b is a network of conductive vertical vias 703 (preferably copper). -
Substrate 701 may have an array of assembly sites; one of these sites is illustrated inFIG. 7 .Substrate 701 has on thefirst surface 701 a achip attachment location 704 and two sets of terminals. Theterminals 705 of the first set are in proximity ofcomponent 710, preferably made of copper and have a metallurgical surface composition suitable for wire bonding (for example gold surface layer).Substrate 701 further has a second set ofterminals 706 on thefirst surface 701 a, preferably made of copper and with a metallurgical surface composition for metal post deposition (preferably copper). - A third, a fourth, and a fifth set of terminals are on the
second surface 701 b. Preferred metal for these terminals is copper; they are suitable for attachment of solder bodies. The location of thethird set terminals 707 match themetal posts 730; the location of thefourth set terminals 708 match thecontact pads 732 on the wire span tops; and the location of thefifth set terminals 709 match thecontact pads 733 on the wire loop tops. - In
FIG. 7 , asemiconductor component 710 has anactive surface 710 a, apassive surface 710 b, and athickness 710 c.Component 710 is attached with itspassive surface 710 b ontosubstrate attachment location 704. On theactive surface 710 a, the component has a first set of I/O ports 711, which serve as bond pads for the wire spans, and a second set of I/O ports 712, which serve as bond pads for the wire loops.Component 710 may be a discrete component, an integrated circuit chip, or it may include a passive component such as capacitor, an inductor, or a resistor. Thethickness 710 c of the component may vary from 10 to 400 μm; thicker or thinner components can be assembled. -
FIG. 7 shows two modes of electrical connection forcomponent 710. Bond wire spans 713 connect thefirst set ports 711 with the respectivefirst set terminals 705. The wire spans reach a certain height over the active component surface.Bond wire loops 714 are on eachsecond set port 712. The tops of allloops 714 are in the same plane as the tops of the wire spans 713; theloops 714 reach the same height over the active component surface as the wire spans 713. - On at least portions of the
second set terminals 706 on thefirst substrate surface 701 a aremetal posts 730, preferably made of copper or a copper alloy. The location of the posts matches thethird set terminals 707 on thesecond substrate surface 701 b.Posts 730 are preferably about vertical to thefirst substrate surface 701 a and have aheight 730 a taller than the sum of thecomponent thickness 710 c and the wire loop height. The posts serve the vertical electrical connectivity and have, therefore, a diameter sufficiently wide to keep losses from inductive and capacitive resistance minimal. The posts rest onterminals 706; on the top end, the posts are capped bypads 731. These pads match the locations of thethird set terminals 707 on thesecond substrate surface 701 b. - In addition, the tops of the wire spans and the wire loops have contact pads. In
FIG. 7 ,pads 732, contacting the wire span tops, match the locations of thefourth set terminals 708;pads 733, in contact with the wire loop tops, match thefifth set terminals 709. - In
FIG. 7 ,encapsulation compound 720 adheres tofirst substrate surface 701 a and embeds the connectedcomponent 710. Thethickness 721 of the compound is about equal to postheight 730 a. Preferably, theencapsulation material 720 is an epoxy-based molding compound, which is processed by the transfer molding technique. - The most preferable structure has an
encapsulation compound thickness 722 on top of theactive surface 710 a ofcomponent 710 about equal to thethickness 701 c ofsubstrate 701. Experience has shown that a “balanced distribution” of polymers (encapsulation compound and insulating substrate) embedding a semiconductor component contributes to equalize compressive stress on the component and to yield a mechanically resilient array structure. - Attached to
pads 731 arereflow metal bodies 740, preferably made of tin or a tin alloy. These reflowbodies 740 have a fist reflow temperature and interconnect the first array with other arrays. After the assembly of all arrays into the semiconductor system,reflow bodies 750 may be attached toterminals second substrate surface 701 b. The reflow temperature ofbodies 750 is lower than the reflow temperature ofbodies 740. - A cross section along cut line A-A in
FIG. 7 provides a top view as illustrated inFIG. 8 . The rows ofposts 730 are shown in x- and y-direction. A cross section along cut line B-B inFIG. 7 provides a bottom view as illustrated inFIG. 9 . The rows offirst set terminals 705 andsecond set terminals 706 are shown in x- and y-direction. - The first array of the embodiment under discussion is composed of units as described in
FIG. 7 . A complete array composed of 4 such units is illustrated inFIG. 10 in a simplified manner; the array is designated 1001. The array has the same type component wire-assembled in each of the four units. In other embodiments, components for different sizes, thicknesses, and device types may be assembled as an array (an embodiment is shown inFIG. 11 ). - A
second array 1002 of packaged devices is structured analogous toarray 1001, based on units assembled as shown inFIG. 7 .Array 1002 has a sheet-like substrate 1011 with athird surface 1011 a and afourth surface 1011 b, and terminals on the both surfaces. Theterminals 1012 on the fourth surface match thepads FIG. 7 ) of thefirst array 1001. - The
second array 1002 is aligned and connected with thefirst array 1001 at thematching terminals - A third array to an nth array of packaged devices has a structure analogous to the structure of
array FIG. 10 , these arrays are designated 1003, 1004, 1005, 1006, and 1007. These arrays have reflow metal of the same reflow temperature on all pads. After alignment, the reflow metals of all arrays are thus connected in one process step (see below). The result is a 3-dimensional system of packaged devices. In the side view ofFIG. 10 , 4 devices in the x-direction and 7 devices in the y-direction are shown. - In the embodiment of
FIG. 10 , the devices have identical components; as stated earlier, other embodiments have components of different types, sizes, and thicknesses. An example of these embodiments is illustrated inFIG. 11 .Arrays components 1110 of equal size and thickness, assembled by bond wires; the device type may be different, however.Arrays components - The systems of
FIGS. 10 and 11 may be singulated into vertical stacks of devices. Preferably using a saw, a cut alongline 1040 inFIG. 10 andline 1140 inFIG. 11 singulates a stack of packaged devices. InFIG. 10 , the stack is designated 1041; it includes 1×7×1=7 packaged devices under the assumption that there is only 1 device in the z-direction. InFIG. 11 , the stack is designated 1141; it includes 1×7×1=7 packaged devices under the assuming that there is only one device in the z-direction. The remaining stacks inFIG. 10 andFIG. 11 include 3×7×1=21 packaged devices each. - The schematic and simplified
FIG. 12 illustrates another embodiment of array-processed stacked semiconductor packages, which emphasizes the balancing of the stack for a mechanically resilient stack-up solution. Insubassembly 1201, three arrays of packaged devices are assembled as a system using the method described inFIG. 10 . Similarly, insubassembly 1202, three arrays of packaged of packaged devices are assembled as a system using the process described inFIG. 10 . Then,subassembly 1202 is flipped relative tosubassembly 1201 and soldered ontosubassembly 1201, using the matchingreflow bodies 1210. As pointed out above, the reflow temperature ofbodies 1210 is lower than the reflow temperature of the reflow bodies used earlier in the assembly of the subassemblies; see description forFIG. 10 . A cut alongline 1220singulates stack 1230. This stack exhibits carefully balanced mechanical characteristics for resiliency and stress robustness. -
FIG. 13 depicts an embodiment, in which asingle ground plane 1301 is shared by two or more array-assembled packages in a stack. As an example, after singulating thestack 1310 from the assembled arrays along cut-line 1320, theground plane portion 1301 a serves the seven packaged devices ofstack 1310. -
FIG. 14 illustrates another embodiment, generally designated 1400, of the invention. In this example, thearrays FIG. 7 , andarray 1405 has been processed by flip-chip technique as described inFIG. 1 . Each array includes a sheet-like substrate (1411, 1412, etc.); the components may include one or more active or passive chips, or chips of different sizes. Encapsulation compound (1412, 1422, etc.), which adheres to the substrate, embeds the connected components. Metal posts (1431, 1432, etc.) traverse the encapsulation compound vertically. By means of the matching contact pads, all five arrays have been stacked by reflow assembly as a 3-dimensional system. Cutting alongline 1440, astack 1450 may be singulated. This stack includes a system of devices using mixed assembly technologies, wire bonding and flip-chip assembly, and also mixed component sizes. - Another embodiment of the invention involving mixed assembly technologies is depicted in
FIGS. 15 to 17 . This embodiment concerns a stack of two or more chips, which are assembled by flip-chip as well as wire bonding techniques.FIG. 15 illustrates a portion, generally designated 1500, of an array. The assembly site depicted inFIG. 15 shows asubstrate 1501, which has afirst surface 1501 a and asecond surface 1501 b. The substrate is preferably made of a sheet-like insulating material such as polyimide- and/or epoxy-based compounds and has athickness 1501 c in the range from about 10 to 1000 μm. Betweensurfaces layers 1502 of conductive horizontal lines (preferably copper), and extending fromsurfaces 1501 a tosurface 1501 b is a network of conductive vertical vias 1503 (preferably copper). -
Substrate 1501 may have an array of assembly sites; one of these sites is illustrated inFIG. 15 .Substrate 1501 has on thefirst surface 1501 a three set of terminals. Theterminals 1504 of the first set are component attachment sites, preferably copper, and have a metallurgical surface composition suitable for metallic connection such as solder bumps or gold studs (preferably nickel with a top layer of palladium or gold).Terminals 1505 of the second set are in proximity ofcomponent 1510, preferably made of copper and have a metallurgical surface composition suitable for wire bonding (for example gold surface layer).Substrate 1501 further has a third set ofterminals 1506 on thefirst surface 1501 a, preferably made of copper and with a metallurgical surface composition for metal post deposition (preferably copper). - A fourth, a fifth, and a sixth set of terminals are on the
second surface 1501 b. Preferred metal for these terminals is copper; they are suitable for attachment of solder bodies. The location of thefourth set terminals 1507 match themetal posts 1530; the location of thefifth set terminals 1508 match thecontact pads 1532 on the wire span tops; and the location of thesixth set terminals 1509 match thecontact pads 1533 on the wire loop tops. - In
FIG. 15 , afirst semiconductor component 1510 has an active surface with I/O ports 1511, a passive surface, and athickness 1510 c.Component 1510 is flip-attached with its active surface onto the substrate attachment sites (first set terminals 1504) by means ofconnector bodies 1512, preferably metal studs such as gold or copper bumps.Component 1510 may be a discrete component, an integrated circuit chip, or a passive component.Thickness 1510 c may vary from 10 to 400 μm; thicker or thinner components can be assembled. - A
second semiconductor component 1560 has anactive surface 1560 a with a first and second set of I/O ports, apassive surface 1560 b, and athickness 1560 c. The first set of I/O ports 1561 serves as bond pads for the wire spans, and the second set of I/O ports 1562 serves as bond pads for the wire loops.Component 1560 may be a discrete component, an integrated circuit chip, or it may be a passive component. Thethickness 1560 c of the component may vary from 10 to 400 μm; thicker or thinner components can be assembled. - The
passive surface 1560 b of thesecond component 1560 is adhesively attached to the passive surface of thefirst component 1510. -
FIG. 15 shows two modes of electrical connection for the components.Component 1510 is flip-attached andcomponent 1560 is connected by wire bonds. Bond wire spans 1563 connect thefirst set ports 1561 with the respective first set terminals 1605. The wire spans reach a certain height over the active component surface.Bond wire loops 1564 are on eachsecond set port 1562. The tops of allloops 1564 are in the same plane as the tops of the wire spans 1563; theloops 714 reach the same height over the active component surface as the wire spans 1563. - On at least portions of the
third set terminals 1506 on thefirst substrate surface 1501 a aremetal posts 1530, preferably made of copper or a copper alloy. The location of the posts matches thefourth set terminals 1507 on thesecond substrate surface 1501 b.Posts 1530 are preferably about vertical to thefirst substrate surface 1501 a and have aheight 1530 a taller than the sum of thecomponent thicknesses terminals 1506; on the top end, the posts are capped bypads 1531. These pads match the locations of thefourth set terminals 1507 on thesecond substrate surface 1501 b. - In addition, the tops of the wire spans and the wire loops have contact pads. In
FIG. 15 ,pads 1532, contacting the wire span tops, match the locations of thefifth set terminals 1508;pads 1533, in contact with the wire loop tops, match thesixth set terminals 1509. - In
FIG. 15 ,encapsulation compound 1520 adheres tofirst substrate surface 1501 a and embeds theconnected components thickness 1521 of the compound is about equal to postheight 1530 a. Preferably, theencapsulation material 1520 is an epoxy-based molding compound, which is processed by the transfer molding technique. The most preferable structure has anencapsulation compound thickness 1522 on top of theactive surface 1560 a ofcomponent 1560 about equal to thethickness 1501 c ofsubstrate 1501. - Attached to
pads 1531 arereflow metal bodies 1540, preferably made of tin or a tin alloy. Thesereflow bodies 1540 have a fist reflow temperature and interconnect a first array with other arrays. After the assembly of all arrays into the semiconductor system,reflow bodies 1550 may be attached toterminals second substrate surface 1501 b. The reflow temperature ofbodies 1550 is lower than the reflow temperature ofbodies 1540. - A cross section along cut line A-A in
FIG. 15 provides a top view as illustrated inFIG. 16 . The rows ofposts 1530 are shown in x- and y-direction. A cross section along cut line B-B inFIG. 15 provides a bottom view as illustrated inFIG. 17 . The rows ofposts 1530 are shown in x- and y-direction. In addition, the two-dimensional array ofmetal studs 1512 on I/O ports 1511 are indicated as round entities. - Another embodiment of the invention is a method for fabricating a semiconductor system as illustrated in
FIGS. 5 and 6 . The method includes the steps for fabricating a first array of packaged devices exemplified inFIGS. 1 and 2 , which includes the steps of: - providing a sheet-like substrate with a first and a second surface and a thickness, the substrate made of insulating material integral with conductive horizontal lines between the surfaces and conductive vertical vias extending from the first to the second surface;
- forming an array of assembly sites on the first surface, each site including a first and a second set of terminals on the first surface, and a third set of terminals on the second surface;
- providing semiconductor components with a thickness and I/O ports;
- flip-attaching a component to each assembly site using metal studs for interconnecting the component ports to the first set terminals;
- forming metal posts at least on portions of the second set terminals, the posts being about vertical to the first surface and having a height taller than the component thickness, the post locations matching at least portions of the terminals on the second surface;
- embedding the connected components in encapsulation compound adhering to the first substrate surface, the compound with a thickness at least equal to the post height;
- exposing the top surface of the posts;
- depositing pads on each exposed post surface; and
- depositing reflow metal of a certain reflow temperature on the pads.
- The method then continues by fabricating a second array of packaged devices using the same steps as fabricating the first array. The substrate of the second array has a third and a fourth surface; the terminals on the fourth surface match the reflow metal-covered pads of the first array; and the reflow metal has the same reflow temperature as for the first array.
- In the next step, a semiconductor system is assembled by aligning and contacting the terminals on the fourth surface of the second array with the reflow metal-covered pads of the first array; and then applying thermal energy to reflow the reflow metals of both arrays to bond and electrically connect the first and the second array.
- In an optional process step, the assembled arrays can be sawed vertically to singulate individual stacks of packaged devices.
- Another embodiment of the invention is a method for fabricating a semiconductor system as illustrated in
FIGS. 10 to 14 . The method includes the steps for fabricating a first array of packaged devices exemplified inFIG. 7 , which includes the steps of: - providing a sheet-like substrate with a first and a second surface and a thickness, the substrate made of insulating material integral with conductive horizontal lines between the surfaces and conductive vertical vias extending from the first to the second surface;
- forming an array of assembly sites, each site including a component attach location, a first and a second set of terminals on the first surface, and a third, a fourth, and a fifth set of terminals on the second surface;
- providing semiconductor components with a thickness, an active surface with a first and a second set of I/O ports, and a passive surface;
- attaching the passive surface of a component to each substrate attachment location;
- forming spans of bond wire to electrically connect the first set ports to the first set terminals, the top of all spans in a plane;
- forming loops of bond wire on the second set ports, the top of all loops in the same plane as the span tops;
- forming metal posts on the second set terminals to match the locations of the third set terminals, the posts being about vertical to the first surface and having a height to reach the plane of the wire span tops and wire loop tops;
- embedding the connected components in encapsulation compound adhering to the first substrate surface, the compound with a thickness at least equal to the post height;
- exposing the top surface of the posts, the wire loops, and the wire spans;
- depositing a pad on the surface of each exposed top of posts, wire spans, and wire loops, the pads on the wire span tops matching the locations of the fourth set terminals, the pads on the wire loop tops matching the locations of the fifth set terminals; and
- depositing reflow metal of a certain reflow temperature on the pads.
- The method then continues by fabricating a second array of packaged devices using the same steps as fabricating the first array. The substrate of the second array has a third and a fourth surface; the terminals on the fourth surface match the reflow-metal covered pads of the first array; and the reflow metal has the same reflow temperature as in the first array.
- In the next step, a semiconductor system is assembled by aligning and contacting the terminals on the fourth surface of the second array with the reflow metal-covered pads of the first array; and then applying thermal energy to reflow the reflow metals of both arrays to bond and electrically connect the first and the second array.
- In an optional process step, the assembled arrays can be sawed vertically to singulate individual stacks of packaged devices.
- Another embodiment of the invention is a method for fabricating a semiconductor system, which includes the steps for fabricating a first array of packaged devices exemplified in
FIG. 15 : - providing a sheet-like substrate with a first and a second surface and a thickness, the substrate made of insulating material integral with conductive horizontal lines between the surfaces and conductive vertical vias extending from the first to the second surface;
- forming an array of assembly sites, each site including a first, a second, and a third set of terminals on the first surface, and a fourth, a fifth, and a sixth set of terminals on the second surface;
- providing first semiconductor components with a first thickness, an active surface with I/O ports, and a passive surface;
- flip-attaching a first component to each assembly site using metal studs for interconnecting the ports to the first set terminals;
- providing second semiconductor components with a second thickness, an active surface with a first and a second set of I/O ports, and a passive surface;
- attaching the passive surface of a second component to the passive surface of each first component;
- forming spans of bond wire to electrically connect the first set ports to the second set terminals, the top of all spans in a plane;
- forming loops of bond wire on the second set ports, the top of all loops in the same plane as the span tops;
- forming metal posts at least on portions of the second set terminals to match the locations of the fourth set terminals, the posts being about normal to the first surface and having a height to reach the plane of the wire span tops and wire loop tops;
- embedding the connected components in encapsulation compound adhering to the first substrate surface, the compound with a thickness at least equal to the post height;
- exposing the top surface of the posts, the wire loops, and the wire spans;
- depositing a pad on the surface of each exposed top of posts, wire spans, and wire loops, the pads on the wire span tops matching the locations of the fifth set terminals, the pads on the wire loop tops matching the locations of the sixth set terminals; and
- depositing reflow metal of a certain reflow temperature on the pads.
- The method then continues by fabricating a second array of packaged devices using the same steps as fabricating the first array. The substrate of the second array has a third and a fourth surface; the terminals on the fourth surface match the reflow-metal covered pads of the first array; and the reflow metal has the same reflow temperature as for the first array.
- In the next step, a semiconductor system is assembled by aligning and contacting the terminals on the fourth surface of the second array with the reflow metal-covered pads of the first array; and then applying thermal energy to reflow the reflow metals of both arrays to bond and electrically connect the first and the second array.
- In an optional process step, the assembled arrays can be sawed vertically to singulate individual stacks of packaged devices.
- While this invention has been described in reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.
Claims (34)
1. A semiconductor system comprising:
a first array of packaged devices including:
a sheet-like substrate having a first and a second surface and a thickness, the substrate made of insulating material integral with conductive horizontal lines and vertical vias, attachment sites on the first surface, and terminals on the first and the second surface;
semiconductor components attached to the substrate attachment sites;
electrical connections from the components to substrate terminals on the first surface;
encapsulation compound adhering to the first substrate surface and embedding the connected components;
metal posts traversing the encapsulation compound vertically to connect terminals on the first substrate surface with pads on the encapsulation surface; and
solder bodies attached to the pads;
a second array of packaged devices having a sheet-like substrate with a third and a fourth surface, terminals on the fourth surface matching the solder-covered pads of the first array; and
the second array aligned and connected with the first array at the matching terminals and pads to form a 3-dimensional system of packaged devices.
2. The system according to claim 1 further including a distribution of the encapsulation compound so that the thickness of the compound over the components is about equal to the thickness of the substrate.
3. The system according to claim 1 wherein the semiconductor components include chips of active and passive devices, and stacks of chips.
4. The system according to claim 1 wherein the electrical connections include flip-chip assembly, wire bonds, or both.
5. The system according to claim 1 wherein the assembled arrays are singulated vertically into stacks of packaged devices.
6. A semiconductor system comprising:
a first array of packaged devices including:
a sheet-like substrate having a first and a second surface and a thickness, the substrate made of insulating material integral with conductive horizontal lines between the surfaces and conductive vertical vias extending from the first to the second surface;
an array of assembly sites on the first surface, each site including a first and a second set of terminals on the first surface, and a third set of terminals on the second surface;
a semiconductor component, having a thickness and I/O ports, flip-attached to each assembly site using metal studs for interconnecting the chip ports to the first set terminals;
metal posts at least on portions of the second set terminals, the posts being about vertical to the first surface, having a height taller than the component thickness, and matching the locations of the third set terminals;
encapsulation compound adhering to the first substrate surface and embedding the connected components so that the compound has a thickness about equal to the post height;
a pad capping each post; and
reflow metal on the pads, the metal having a first reflow temperature;
a second array of packaged devices having a sheet-like substrate with a third and a fourth surface, terminals on the fourth surface matching the reflow metal covered pads of the first array; and
the second array aligned and connected with the first array at the matching terminals and pads to form a 3-dimensional system of packaged devices.
7. The system according to claim 6 further including reflow metal bodies on the third set contact pads of the first array, the bodies having a second reflow temperature lower than the first reflow temperature.
8. The system according to claim 6 further including a thickness of the encapsulation compound over the components about equal to the sheet thickness of the substrate.
9. The system according to claim 6 wherein the assembled arrays are singulated vertically into stacks of packaged devices.
10. A semiconductor system comprising:
a first array of packaged devices including:
a sheet-like substrate having a first and a second surface and a thickness, the substrate made of insulating material integral with conductive horizontal lines between the surfaces and conductive vertical vias extending from the first to the second surface;
an array of assembly sites on the first surface, each site including a chip-attachment location, a first and a second set of terminals on the first surface and a third, a fourth, and a fifth set of terminals on the second surface;
a semiconductor component, having a thickness, an active surface with a first and second set of I/O ports, and a passive surface, attached with its passive surface to each attachment location;
a bond wire span with a height between each first set port and the respective first set terminal;
a bond wire loop on each second set port, the loops reaching the same height as the wire spans;
metal posts on the second set terminals, the posts being about vertical to the first surface, having a height taller than the sum of the component thickness and the wire loop height, and matching the locations of the third set terminals;
encapsulation compound adhering to the first substrate surface and embedding the connected components so that the compound has a thickness about equal to the post height;
a pad capping each post, wire span top, and wire loop top, the pads on the wire span tops matching the locations of the fourth set terminals, the pads on the wire loop tops matching the locations of the fifth set terminals; and
reflow metal on the pads, the metal having a first reflow temperature;
a second array of packaged devices having a sheet-like substrate with a third and a fourth surface, terminals on the fourth surface matching the reflow metal covered pads of the first array; and
the second array aligned and connected with the first array at the matching terminals and pads to form a 3-dimensional system of packaged devices.
11. The system according to claim 10 further including reflow metal bodies on the third, the fourth, and the fifth set terminals of the first array, the bodies having a second reflow temperature lower than the first reflow temperature.
12. The system according to claim 10 further including a thickness of the encapsulation compound over the components about equal to the sheet thickness of the substrate.
13. The system according to claim 10 wherein the assembled arrays are singulated vertically into stacks of packaged devices.
14. A semiconductor system comprising:
a first array of packaged devices including:
a sheet-like substrate having a first and a second surface and a thickness, the substrate made of insulating material integral with conductive horizontal lines between the surfaces and conductive vertical vias extending from the first to the second surface;
an array of assembly sites on the first surface, each site including a first, a second, and a third set of terminals on the first surface, and a fourth, a fifth, and a sixth set of terminals on the second surface;
a first semiconductor component, having a first thickness, an active surface with I/O ports, and a passive surface, flip-attached to each assembly site using metal studs for interconnecting the component ports to the first set terminals;
a second component, having a second thickness, an active surface with a first and a second set of I/O ports, and a passive surface, attached with its passive surface to the passive surface of a first component;
a bond wire span with a height between each first set port and the respective second set terminal;
a bond wire loop on each second set port, the loops reaching the same height as the wire spans;
metal posts at least on portions of the third set terminals, the post being about vertical to the first surface, having a height taller than the sum of the first and second component thicknesses and the wire loop height, and matching the locations of the fourth set terminals;
encapsulation compound adhering to the first substrate surface and embedding the connected components so that the compound has a thickness about equal to the post height;
a pad capping each post, wire span top, and wire loop top, the pads on the wire span tops matching the locations of the fifth set terminals, the pads on the wire loop tops matching the locations of the sixth set terminals; and
reflow metal on the pads, the metal having a first reflow temperature;
a second array of packaged devices having a sheet-like substrate with a third and a fourth surface, terminals on the fourth surface matching the reflow metal covered aligned with the first array, the contact pads on the first array; and
the second array aligned and connected with the first array at the matching terminals and pads to form a 3-dimensional system of packaged devices.
15. The system according to claim 14 further including reflow metal bodies on the fourth, the fifth, and the sixth set terminals of the first array, the bodies having a second reflow temperature lower than the first reflow temperature.
16. The system according to claim 14 further including a thickness of the encapsulation compound over the components about equal to the sheet thickness of the substrate.
17. The system according to claim 14 wherein the assembled arrays are singulated vertically into stacks of packaged devices.
18. A method for fabricating a semiconductor system comprising the steps of:
fabricating a first array of packaged devices including the steps of:
providing a sheet-like substrate having a first and a second surface and a thickness, the substrate made of insulating material integral with conductive horizontal lines and vertical vias;
forming attachment sites on the first surface, each site including terminals on the first and the second surface;
providing semiconductor components having a thickness and I/O ports;
attaching the components to the substrate attachment sites;
connecting the components electrically to the substrate terminals on the first surface;
forming metal posts at least on portions of the second set terminals, the posts being vertical to the first surface and having a height taller than the component thickness, the post locations matching at least portions of the terminals on the second surface;
embedding the connected components in encapsulation compound adhering to the first substrate surface, the compound having a thickness about equal to the post height;
depositing pads on each post; and
depositing reflow metal on the pads, the metal having a reflow temperature;
fabricating a second array of packaged devices by the same steps as fabricating the first array, the substrate of the second array having a third and a fourth surface, the terminals on the fourth surface matching the solder-covered pads of the first array, and the reflow metal having the same reflow temperature as for the first array; and
assembling a semiconductor system including the steps of:
aligning and contacting the terminals on the fourth surface of the second array with the reflow metal-covered pads of the first array; and
applying thermal energy to reflow the reflow metals of both arrays to bond and electrically connect the first and the second array.
19. The method according to claim 18 wherein the step of embedding the components is performed so that the encapsulation compound has a thickness over the components about equal the sheet thickness of the substrate.
20. A method for fabricating a semiconductor system, comprising the steps of:
fabricating a first array of packaged devices including the steps of:
providing a sheet-like substrate having a first and a second surface and a thickness, the substrate made of insulating material integral with conductive horizontal lines between the surfaces and conductive vertical vias extending from the first to the second surface;
forming an array of assembly sites on the first surface, each site including a first and a second set of terminals on the first surface, and a third set of terminals on the second surface;
providing semiconductor components having a thickness and I/O ports;
flip-attaching a component to each assembly site using metal studs for interconnecting the component ports to the first set terminals;
forming metal posts at least on portions of the second set terminals, the posts being about normal to the first surface, having a height taller than the component thickness, and matching the locations of the third set pads;
embedding the connected components in encapsulation compound adhering to the first substrate surface, the compound having a thickness at least equal to the post height;
exposing the top surface of the posts;
depositing a pad on each exposed post surface; and
depositing reflow metal on the pads, the metal having a reflow temperature;
fabricating a second array of packaged devices by the same steps as fabricating the first array, the substrate having a third and a fourth surface, terminals on the fourth surface matching the reflow metal-covered pads of the first array, and the reflow metal having the same reflow temperature as in the first array; and
assembling a semiconductor system, including the steps of:
aligning and contacting the terminals on the fourth surface with the reflow metal-covered pads of the first array; and
applying thermal energy to reflow the reflow metals of both arrays to bond and electrically connect the first and the second array.
21. The method according to claim 20 wherein the step of embedding the components is performed so that the encapsulation compound has a thickness over the components about equal to the sheet thickness of the substrate.
22. The method according to claim 20 further including the step of depositing reflow metal bodies on the third set terminals of the first array, the bodies having a second reflow temperature lower than the first reflow temperature.
23. The method according to claim 20 further including the steps of fabricating a third to an nth array of packaged devices, including depositing reflow metals on all pads, further the steps of assembling an array of stacked semiconductor packages by aligning the arrays of devices respectively, and applying thermal energy to reflow the reflow metals between all arrays in one step so that all arrays are concurrently electrically connected and a 3-dimensional system of packaged components is created.
24. The method according to claim 20 further including the step of sawing the assembled arrays vertically so that individual stacks of packaged devices are singulated.
25. A method for fabricating a semiconductor system, comprising the steps of:
fabricating a first array of packaged devices including the steps of:
providing a sheet-like substrate having a first and a second surface and a thickness, the substrate made of insulating material integral with conductive horizontal lines between the surfaces and conductive vertical vias extending from the first to the second surface;
forming an array of assembly sites, each site including a component attach location, a first and a second set of terminals on the first surface, and a third, a fourth, and a fifth set of terminals on the second surface;
providing semiconductor components having a thickness, an active surface with a first and a second set of I/O ports, and a passive surface;
attaching the passive surface of a component to each substrate attachment location;
forming spans of bond wire to electrically connect the first set ports to the first set terminals, the top of all spans in a plane;
forming loops of bond wire on the second set ports, the top of all loops in the same plane as the span tops;
forming metal posts on the second set terminals to match the locations of the third set terminals, the posts being about normal to the first surface and having a height to reach the plane of the wire span tops and wire loop tops;
embedding the connected components in encapsulation compound adhering to the first substrate surface, the compound having a thickness at least equal to the post height;
exposing the top surface of the posts, the wire loops, and the wire spans;
depositing a pad on the surface of each exposed top of posts, wire spans, and wire loops, the pads on the wire span tops matching the locations of the fourth set terminals, the pads on the wire loop tops matching the locations of the fifth set terminals; and
depositing reflow metal on the pads, the metal having a reflow temperature;
fabricating a second array of packaged devices by the same steps as fabricating the first array, the substrate having a third and fourth surface, terminals on the fourth surface matching reflow-metal covered pads of the first array, and the reflow metal having the same reflow temperature as in the first array; and
assembling a semiconductor system, including the steps of:
aligning and contacting the terminals on the fourth surface with the reflow metal-covered pads of the first array; and
applying thermal energy to reflow the reflow metals of both arrays to bond and electrically connect the first and the second array.
26. The method according to claim 25 wherein the step of embedding the components is performed so that the encapsulation compound has a thickness over the components about equal to the sheet thickness of the substrate.
27. The method according to claim 25 further including the step of depositing reflow metal bodies on the third, fourth and fifth set terminals of the first array, the bodies having a second reflow temperature lower than the first reflow temperature.
28. The method according to claim 25 further including the steps of fabricating a third to an nth array of packaged devices, including depositing reflow metals on all pads, further the steps of assembling an array of stacked semiconductor packages steps by aligning the arrays of devices respectively, and applying thermal energy to reflow the reflow metals between all arrays in one step so that all arrays are concurrently electrically connected and a 3-dimensional system of packaged components is created.
29. The method according to claim 25 further including the step of sawing the assembled arrays vertically so that individual stacks of packaged devices are singulated.
30. A method for fabricating a semiconductor system, comprising the steps of:
fabricating a first array of packaged devices including the steps of:
providing a sheet-like substrate having a first and a second surface and a thickness, the substrate made of insulating material integral with conductive horizontal lines between the surfaces and conductive vertical vias extending from the first to the second surface;
forming an array of assembly sites, each site including a first, a second, and a third set of terminals on the first surface, and a fourth, a fifth, and a sixth set of terminals on the second surface;
providing first semiconductor components having a first thickness, an active surface with I/O ports, and a passive surface;
flip-attaching a first component to each assembly site using metal studs for interconnecting the ports to the first set terminals;
providing second semiconductor components having a second thickness, an active surface with a first and a second set of I/O ports, and a passive surface;
attaching the passive surface of a second component to the passive surface of each first component;
forming spans of bond wire to electrically connect the first set ports to the second set terminals, the top of all spans in a plane;
forming loops of bond wire on the second set ports, the top of all loops in the same plane as the span tops;
forming metal posts at least on portions of the second set terminals to match the locations of the fourth set terminals, the posts being about normal to the first surface and having a height to reach the plane of the wire span tops and wire loop tops;
embedding the connected components in encapsulation compound adhering to the first substrate surface, the compound having a thickness at least equal to the post height;
exposing the top surface of the posts, the wire loops, and the wire spans;
depositing a pad on the surface of each exposed top of posts, wire spans, and wire loops, the pads on the wire span tops matching the locations of the fifth set terminals, the pads on the wire loop tops matching the locations of the sixth set terminals; and
depositing reflow metal on the pads, the metal having a reflow temperature;
fabricating a second array of packaged subsystems by the same steps as fabricating the first array, the substrate having a third and fourth surface, terminals on the fourth surface matching reflow-metal covered pads of the first array, and the reflow metal having the same reflow temperature as in the first array; and
assembling a semiconductor system, including the steps of:
aligning and contacting the terminals on the fourth surface with the reflow metal-covered pads of the first array; and
applying thermal energy to reflow the reflow metals of both arrays to bond and electrically connect the first and the second array.
31. The method according to claim 30 wherein the step of embedding the components is performed so that the encapsulation compound has a thickness over the components about equal to the sheet thickness of the substrate.
32. The method according to claim 30 further including the step of depositing reflow metal bodies on the fourth, fifth, and sixth set terminals of the first array, the bodies having a second reflow temperature lower than the first reflow temperature.
33. The method according to claim 30 further including the steps of fabricating a third to an nth array of packaged devices, including depositing reflow metals on all pads, further the steps of assembling an array of stacked semiconductor package by aligning the arrays of devices respectively, and applying thermal energy to reflow the reflow metals between all arrays in one step so that all arrays are concurrently electrically connected and a 3-dimensional system of packaged components is created.
34. The method according to claim 30 further including the step of sawing the assembled arrays vertically so that individual stacks of packaged devices are singulated.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/460,101 US20080023805A1 (en) | 2006-07-26 | 2006-07-26 | Array-Processed Stacked Semiconductor Packages |
PCT/US2007/074074 WO2008014197A2 (en) | 2006-07-26 | 2007-07-23 | Array-processed stacked semiconductor packages |
TW096127338A TW200816439A (en) | 2006-07-26 | 2007-07-26 | Array-processed stacked semiconductor packages |
US12/491,667 US7892889B2 (en) | 2006-07-26 | 2009-06-25 | Array-processed stacked semiconductor packages |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/460,101 US20080023805A1 (en) | 2006-07-26 | 2006-07-26 | Array-Processed Stacked Semiconductor Packages |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/491,667 Division US7892889B2 (en) | 2006-07-26 | 2009-06-25 | Array-processed stacked semiconductor packages |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080023805A1 true US20080023805A1 (en) | 2008-01-31 |
Family
ID=38982233
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/460,101 Abandoned US20080023805A1 (en) | 2006-07-26 | 2006-07-26 | Array-Processed Stacked Semiconductor Packages |
US12/491,667 Active US7892889B2 (en) | 2006-07-26 | 2009-06-25 | Array-processed stacked semiconductor packages |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/491,667 Active US7892889B2 (en) | 2006-07-26 | 2009-06-25 | Array-processed stacked semiconductor packages |
Country Status (3)
Country | Link |
---|---|
US (2) | US20080023805A1 (en) |
TW (1) | TW200816439A (en) |
WO (1) | WO2008014197A2 (en) |
Cited By (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080296759A1 (en) * | 2007-06-04 | 2008-12-04 | Stats Chippac, Inc. | Semiconductor packages |
US20090305464A1 (en) * | 2006-07-26 | 2009-12-10 | Texas Instruments Incorporated | Array-Processed Stacked Semiconductor Packages |
US20090315170A1 (en) * | 2008-06-20 | 2009-12-24 | Il Kwon Shim | Integrated circuit packaging system with embedded circuitry and post, and method of manufacture thereof |
US20110254157A1 (en) * | 2008-12-05 | 2011-10-20 | Stats Chippac, Ltd. | Semiconductor Package and Method of Forming Z-Direction Conductive Posts Embedded in Structurally Protective Encapsulant |
US20110291264A1 (en) * | 2010-06-01 | 2011-12-01 | Daesik Choi | Integrated circuit packaging system with posts and method of manufacture thereof |
US20120267796A1 (en) * | 2011-04-21 | 2012-10-25 | Tessera, Inc. | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
US20130075902A1 (en) * | 2008-12-05 | 2013-03-28 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Conductive Posts Embedded in Photosensitive Encapsulant |
DE102010015903B4 (en) * | 2009-03-10 | 2013-08-08 | Infineon Technologies Ag | Orientation of a reconfigured wafer |
US20140151866A1 (en) * | 2012-11-30 | 2014-06-05 | Infineon Technologies Ag | Packaged Semiconductor Device with Tensile Stress and Method of Making a Packaged Semiconductor Device with Tensile Stress |
US20140151880A1 (en) * | 2011-08-19 | 2014-06-05 | Marvell World Trade Ltd. | Package-on-package structures |
US20140204552A1 (en) * | 2013-01-22 | 2014-07-24 | Seiko Epson Corporation | Sensor and method for manufacturing sensor |
CN104064486A (en) * | 2013-03-21 | 2014-09-24 | 株式会社东芝 | Semiconductor Device And Manufacturing Method Of Stacked Semiconductor Device |
US20150004756A1 (en) * | 2013-06-27 | 2015-01-01 | Stats Chippac, Ltd. | Methods of Forming Conductive and Insulating Layers |
US8941999B2 (en) | 2010-10-19 | 2015-01-27 | Tessera, Inc. | Enhanced stacked microelectronic assemblies with central contacts and improved thermal characteristics |
US8952516B2 (en) | 2011-04-21 | 2015-02-10 | Tessera, Inc. | Multiple die stacking for two or more die |
US8970028B2 (en) | 2011-12-29 | 2015-03-03 | Invensas Corporation | Embedded heat spreader for package with multiple microelectronic elements and face-down connection |
US9013033B2 (en) | 2011-04-21 | 2015-04-21 | Tessera, Inc. | Multiple die face-down stacking for two or more die |
CN104766838A (en) * | 2014-01-02 | 2015-07-08 | 矽品精密工业股份有限公司 | Package stack structure and method for fabricating the same |
CN104766837A (en) * | 2014-01-02 | 2015-07-08 | 矽品精密工业股份有限公司 | Semiconductor package and fabrication method thereof |
US9093291B2 (en) | 2011-04-21 | 2015-07-28 | Tessera, Inc. | Flip-chip, face-up and face-down wirebond combination package |
US9202715B2 (en) | 2010-11-16 | 2015-12-01 | Stats Chippac Ltd. | Integrated circuit packaging system with connection structure and method of manufacture thereof |
US20150380377A1 (en) * | 2013-11-22 | 2015-12-31 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US20160035689A1 (en) * | 2014-07-29 | 2016-02-04 | Huawei Technologies Co., Ltd. | Chip integration module, chip package structure, and chip integration method |
US9269887B1 (en) * | 2015-01-06 | 2016-02-23 | Triquint Semiconductor, Inc. | Ultrathin flip-chip packaging techniques and configurations |
US9281266B2 (en) | 2011-04-21 | 2016-03-08 | Tessera, Inc. | Stacked chip-on-board module with edge connector |
US20160240451A1 (en) * | 2015-02-13 | 2016-08-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure for semiconductor package and method of fabricating the interconnect structure |
CN106611747A (en) * | 2015-10-21 | 2017-05-03 | 力成科技股份有限公司 | A die seal interconnection substrate and a manufacturing method thereof |
US9666571B2 (en) | 2011-08-19 | 2017-05-30 | Marvell World Trade Ltd. | Package-on-package structures |
US9728527B2 (en) | 2013-11-22 | 2017-08-08 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
US9812402B2 (en) | 2015-10-12 | 2017-11-07 | Invensas Corporation | Wire bond wires for interference shielding |
US9842745B2 (en) | 2012-02-17 | 2017-12-12 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US9852969B2 (en) | 2013-11-22 | 2017-12-26 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US9953914B2 (en) | 2012-05-22 | 2018-04-24 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US10008469B2 (en) | 2015-04-30 | 2018-06-26 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US10008477B2 (en) | 2013-09-16 | 2018-06-26 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
CN108431952A (en) * | 2015-10-12 | 2018-08-21 | 英帆萨斯公司 | Embedded wire bonding line |
US10062661B2 (en) | 2011-05-03 | 2018-08-28 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US10128216B2 (en) | 2010-07-19 | 2018-11-13 | Tessera, Inc. | Stackable molded microelectronic packages |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
US10297582B2 (en) | 2012-08-03 | 2019-05-21 | Invensas Corporation | BVA interposer |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US10460958B2 (en) | 2013-08-07 | 2019-10-29 | Invensas Corporation | Method of manufacturing embedded packaging with preformed vias |
US10529636B2 (en) | 2014-01-17 | 2020-01-07 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US10756049B2 (en) | 2011-10-17 | 2020-08-25 | Invensas Corporation | Package-on-package assembly with wire bond vias |
Families Citing this family (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006052616A1 (en) | 2004-11-03 | 2006-05-18 | Tessera, Inc. | Stacked packaging improvements |
US8058101B2 (en) | 2005-12-23 | 2011-11-15 | Tessera, Inc. | Microelectronic packages and methods therefor |
US8310051B2 (en) | 2008-05-27 | 2012-11-13 | Mediatek Inc. | Package-on-package with fan-out WLCSP |
US8093722B2 (en) * | 2008-05-27 | 2012-01-10 | Mediatek Inc. | System-in-package with fan-out WLCSP |
US20100213589A1 (en) * | 2009-02-20 | 2010-08-26 | Tung-Hsien Hsieh | Multi-chip package |
US9941195B2 (en) * | 2009-11-10 | 2018-04-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Vertical metal insulator metal capacitor |
TWI392069B (en) * | 2009-11-24 | 2013-04-01 | Advanced Semiconductor Eng | Package structure and packaging process thereof |
US8587125B2 (en) * | 2010-01-22 | 2013-11-19 | Headway Technologies, Inc. | Method of manufacturing layered chip package |
US8012802B2 (en) * | 2010-02-04 | 2011-09-06 | Headway Technologies, Inc. | Method of manufacturing layered chip package |
US8716873B2 (en) | 2010-07-01 | 2014-05-06 | United Test And Assembly Center Ltd. | Semiconductor packages and methods of packaging semiconductor devices |
KR20120007839A (en) * | 2010-07-15 | 2012-01-25 | 삼성전자주식회사 | Manufacturing method of stack type package |
US9159708B2 (en) | 2010-07-19 | 2015-10-13 | Tessera, Inc. | Stackable molded microelectronic packages with area array unit connectors |
US20120080787A1 (en) * | 2010-10-05 | 2012-04-05 | Qualcomm Incorporated | Electronic Package and Method of Making an Electronic Package |
KR101075241B1 (en) | 2010-11-15 | 2011-11-01 | 테세라, 인코포레이티드 | Microelectronic package with terminals on dielectric mass |
US20120146206A1 (en) | 2010-12-13 | 2012-06-14 | Tessera Research Llc | Pin attachment |
US8618659B2 (en) | 2011-05-03 | 2013-12-31 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
KR101247342B1 (en) * | 2011-09-30 | 2013-03-26 | 에스티에스반도체통신 주식회사 | Manufacturing method of package on package(pop) |
US9362209B1 (en) | 2012-01-23 | 2016-06-07 | Amkor Technology, Inc. | Shielding technique for semiconductor package including metal lid |
US9153543B1 (en) | 2012-01-23 | 2015-10-06 | Amkor Technology, Inc. | Shielding technique for semiconductor package including metal lid and metalized contact area |
US8372741B1 (en) | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US9349706B2 (en) | 2012-02-24 | 2016-05-24 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US9391008B2 (en) | 2012-07-31 | 2016-07-12 | Invensas Corporation | Reconstituted wafer-level package DRAM |
US8975738B2 (en) | 2012-11-12 | 2015-03-10 | Invensas Corporation | Structure for microelectronic packaging with terminals on dielectric mass |
US8878353B2 (en) | 2012-12-20 | 2014-11-04 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
US9136254B2 (en) | 2013-02-01 | 2015-09-15 | Invensas Corporation | Microelectronic package having wire bond vias and stiffening layer |
US9209081B2 (en) * | 2013-02-21 | 2015-12-08 | Freescale Semiconductor, Inc. | Semiconductor grid array package |
US8883563B1 (en) | 2013-07-15 | 2014-11-11 | Invensas Corporation | Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation |
US9023691B2 (en) | 2013-07-15 | 2015-05-05 | Invensas Corporation | Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation |
US9034696B2 (en) | 2013-07-15 | 2015-05-19 | Invensas Corporation | Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US9087815B2 (en) | 2013-11-12 | 2015-07-21 | Invensas Corporation | Off substrate kinking of bond wire |
US9082753B2 (en) | 2013-11-12 | 2015-07-14 | Invensas Corporation | Severing bond wire by kinking and twisting |
US10971476B2 (en) | 2014-02-18 | 2021-04-06 | Qualcomm Incorporated | Bottom package with metal post interconnections |
US9214454B2 (en) | 2014-03-31 | 2015-12-15 | Invensas Corporation | Batch process fabrication of package-on-package microelectronic assemblies |
TWI587412B (en) * | 2014-05-08 | 2017-06-11 | 矽品精密工業股份有限公司 | Package structures and methods for fabricating the same |
US9646917B2 (en) | 2014-05-29 | 2017-05-09 | Invensas Corporation | Low CTE component with wire bond interconnects |
US9412714B2 (en) | 2014-05-30 | 2016-08-09 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
US9530749B2 (en) | 2015-04-28 | 2016-12-27 | Invensas Corporation | Coupling of side surface contacts to a circuit platform |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
US9831155B2 (en) * | 2016-03-11 | 2017-11-28 | Nanya Technology Corporation | Chip package having tilted through silicon via |
TWI602275B (en) * | 2016-10-14 | 2017-10-11 | 恆勁科技股份有限公司 | Package structure and its fabrication method |
CN108550566B (en) * | 2018-04-12 | 2020-07-24 | 中国工程物理研究院电子工程研究所 | SiC device three-dimensional stacking interconnection structure based on nano-silver solder paste and preparation method |
TWI672776B (en) * | 2018-10-17 | 2019-09-21 | 欣興電子股份有限公司 | Chip package structure and manufacturing method thereof |
US11088055B2 (en) * | 2018-12-14 | 2021-08-10 | Texas Instruments Incorporated | Package with dies mounted on opposing surfaces of a leadframe |
DE102021213437A1 (en) | 2021-11-29 | 2023-06-01 | Robert Bosch Gesellschaft mit beschränkter Haftung | Circuit arrangement and method for forming a circuit arrangement |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040040743A1 (en) * | 2001-09-07 | 2004-03-04 | Yamaguchi James Satsuo | Multilayer modules with flexible substrates |
US20050167811A1 (en) * | 2004-02-04 | 2005-08-04 | International Business Machines Corporation | Module power distribution network |
US20050184377A1 (en) * | 2004-01-30 | 2005-08-25 | Shinko Electric Industries Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20060128060A1 (en) * | 2001-03-26 | 2006-06-15 | Yoichiro Kurita | Thin planar semiconductor device having electrodes on both surfaces and method of fabricating same |
US20070262436A1 (en) * | 2006-05-12 | 2007-11-15 | Micron Technology, Inc. | Microelectronic devices and methods for manufacturing microelectronic devices |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6268662B1 (en) * | 1998-10-14 | 2001-07-31 | Texas Instruments Incorporated | Wire bonded flip-chip assembly of semiconductor devices |
US6815254B2 (en) * | 2003-03-10 | 2004-11-09 | Freescale Semiconductor, Inc. | Semiconductor package with multiple sides having package contacts |
US20070262470A1 (en) * | 2004-10-21 | 2007-11-15 | Matsushita Electric Industrial Co., Ltd. | Module With Built-In Semiconductor And Method For Manufacturing The Module |
US20080023805A1 (en) * | 2006-07-26 | 2008-01-31 | Texas Instruments Incorporated | Array-Processed Stacked Semiconductor Packages |
-
2006
- 2006-07-26 US US11/460,101 patent/US20080023805A1/en not_active Abandoned
-
2007
- 2007-07-23 WO PCT/US2007/074074 patent/WO2008014197A2/en active Application Filing
- 2007-07-26 TW TW096127338A patent/TW200816439A/en unknown
-
2009
- 2009-06-25 US US12/491,667 patent/US7892889B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060128060A1 (en) * | 2001-03-26 | 2006-06-15 | Yoichiro Kurita | Thin planar semiconductor device having electrodes on both surfaces and method of fabricating same |
US20040040743A1 (en) * | 2001-09-07 | 2004-03-04 | Yamaguchi James Satsuo | Multilayer modules with flexible substrates |
US20050184377A1 (en) * | 2004-01-30 | 2005-08-25 | Shinko Electric Industries Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20050167811A1 (en) * | 2004-02-04 | 2005-08-04 | International Business Machines Corporation | Module power distribution network |
US20070262436A1 (en) * | 2006-05-12 | 2007-11-15 | Micron Technology, Inc. | Microelectronic devices and methods for manufacturing microelectronic devices |
Cited By (101)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090305464A1 (en) * | 2006-07-26 | 2009-12-10 | Texas Instruments Incorporated | Array-Processed Stacked Semiconductor Packages |
US7892889B2 (en) * | 2006-07-26 | 2011-02-22 | Texas Instruments Incorporated | Array-processed stacked semiconductor packages |
US8106496B2 (en) * | 2007-06-04 | 2012-01-31 | Stats Chippac, Inc. | Semiconductor packaging system with stacking and method of manufacturing thereof |
US20080296759A1 (en) * | 2007-06-04 | 2008-12-04 | Stats Chippac, Inc. | Semiconductor packages |
US20090315170A1 (en) * | 2008-06-20 | 2009-12-24 | Il Kwon Shim | Integrated circuit packaging system with embedded circuitry and post, and method of manufacture thereof |
US7888184B2 (en) * | 2008-06-20 | 2011-02-15 | Stats Chippac Ltd. | Integrated circuit packaging system with embedded circuitry and post, and method of manufacture thereof |
US20110127678A1 (en) * | 2008-06-20 | 2011-06-02 | Il Kwon Shim | Integrated circuit packaging system with embedded circuitry and post |
US8957530B2 (en) * | 2008-06-20 | 2015-02-17 | Stats Chippac Ltd. | Integrated circuit packaging system with embedded circuitry and post |
US8354746B2 (en) * | 2008-12-05 | 2013-01-15 | Stats Chippac, Ltd. | Semiconductor package and method of forming Z-direction conductive posts embedded in structurally protective encapsulant |
US20130075902A1 (en) * | 2008-12-05 | 2013-03-28 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Conductive Posts Embedded in Photosensitive Encapsulant |
US9515016B2 (en) | 2008-12-05 | 2016-12-06 | STATS ChipPAC Pte. Ltd. | Semiconductor package and method of forming z-direction conductive posts embedded in structurally protective encapsulant |
US9099455B2 (en) * | 2008-12-05 | 2015-08-04 | Stats Chippac, Ltd. | Semiconductor device and method of forming conductive posts embedded in photosensitive encapsulant |
US20110254157A1 (en) * | 2008-12-05 | 2011-10-20 | Stats Chippac, Ltd. | Semiconductor Package and Method of Forming Z-Direction Conductive Posts Embedded in Structurally Protective Encapsulant |
DE102010015903B4 (en) * | 2009-03-10 | 2013-08-08 | Infineon Technologies Ag | Orientation of a reconfigured wafer |
US20110291264A1 (en) * | 2010-06-01 | 2011-12-01 | Daesik Choi | Integrated circuit packaging system with posts and method of manufacture thereof |
US9082887B1 (en) | 2010-06-01 | 2015-07-14 | Stats Chippac Ltd. | Integrated circuit packaging system with posts and method of manufacture thereof |
US10128216B2 (en) | 2010-07-19 | 2018-11-13 | Tessera, Inc. | Stackable molded microelectronic packages |
US8941999B2 (en) | 2010-10-19 | 2015-01-27 | Tessera, Inc. | Enhanced stacked microelectronic assemblies with central contacts and improved thermal characteristics |
US9312239B2 (en) | 2010-10-19 | 2016-04-12 | Tessera, Inc. | Enhanced stacked microelectronic assemblies with central contacts and improved thermal characteristics |
US9202715B2 (en) | 2010-11-16 | 2015-12-01 | Stats Chippac Ltd. | Integrated circuit packaging system with connection structure and method of manufacture thereof |
US9640515B2 (en) | 2011-04-21 | 2017-05-02 | Tessera, Inc. | Multiple die stacking for two or more die |
US9735093B2 (en) | 2011-04-21 | 2017-08-15 | Tessera, Inc. | Stacked chip-on-board module with edge connector |
US8928153B2 (en) * | 2011-04-21 | 2015-01-06 | Tessera, Inc. | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
US20180025967A1 (en) * | 2011-04-21 | 2018-01-25 | Tessera, Inc. | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
US9013033B2 (en) | 2011-04-21 | 2015-04-21 | Tessera, Inc. | Multiple die face-down stacking for two or more die |
US20150115477A1 (en) * | 2011-04-21 | 2015-04-30 | Tessera, Inc. | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
US20120267796A1 (en) * | 2011-04-21 | 2012-10-25 | Tessera, Inc. | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
US9806017B2 (en) * | 2011-04-21 | 2017-10-31 | Tessera, Inc. | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
US8952516B2 (en) | 2011-04-21 | 2015-02-10 | Tessera, Inc. | Multiple die stacking for two or more die |
US9093291B2 (en) | 2011-04-21 | 2015-07-28 | Tessera, Inc. | Flip-chip, face-up and face-down wirebond combination package |
CN103620778A (en) * | 2011-04-21 | 2014-03-05 | 泰塞拉公司 | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
TWI505420B (en) * | 2011-04-21 | 2015-10-21 | Tessera Inc | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
US9437579B2 (en) | 2011-04-21 | 2016-09-06 | Tessera, Inc. | Multiple die face-down stacking for two or more die |
US9312244B2 (en) | 2011-04-21 | 2016-04-12 | Tessera, Inc. | Multiple die stacking for two or more die |
US9281295B2 (en) | 2011-04-21 | 2016-03-08 | Invensas Corporation | Embedded heat spreader for package with multiple microelectronic elements and face-down connection |
US9281266B2 (en) | 2011-04-21 | 2016-03-08 | Tessera, Inc. | Stacked chip-on-board module with edge connector |
US10622289B2 (en) | 2011-04-21 | 2020-04-14 | Tessera, Inc. | Stacked chip-on-board module with edge connector |
US10062661B2 (en) | 2011-05-03 | 2018-08-28 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US10593643B2 (en) | 2011-05-03 | 2020-03-17 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US11424211B2 (en) | 2011-05-03 | 2022-08-23 | Tessera Llc | Package-on-package assembly with wire bonds to encapsulation surface |
US20140151880A1 (en) * | 2011-08-19 | 2014-06-05 | Marvell World Trade Ltd. | Package-on-package structures |
US9666571B2 (en) | 2011-08-19 | 2017-05-30 | Marvell World Trade Ltd. | Package-on-package structures |
US11735563B2 (en) | 2011-10-17 | 2023-08-22 | Invensas Llc | Package-on-package assembly with wire bond vias |
US10756049B2 (en) | 2011-10-17 | 2020-08-25 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US11189595B2 (en) | 2011-10-17 | 2021-11-30 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US8970028B2 (en) | 2011-12-29 | 2015-03-03 | Invensas Corporation | Embedded heat spreader for package with multiple microelectronic elements and face-down connection |
US9842745B2 (en) | 2012-02-17 | 2017-12-12 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US9953914B2 (en) | 2012-05-22 | 2018-04-24 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US10510659B2 (en) | 2012-05-22 | 2019-12-17 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US10170412B2 (en) | 2012-05-22 | 2019-01-01 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US10297582B2 (en) | 2012-08-03 | 2019-05-21 | Invensas Corporation | BVA interposer |
US20140151866A1 (en) * | 2012-11-30 | 2014-06-05 | Infineon Technologies Ag | Packaged Semiconductor Device with Tensile Stress and Method of Making a Packaged Semiconductor Device with Tensile Stress |
US10229870B2 (en) * | 2012-11-30 | 2019-03-12 | Infineon Technologies Ag | Packaged semiconductor device with tensile stress and method of making a packaged semiconductor device with tensile stress |
US20140204552A1 (en) * | 2013-01-22 | 2014-07-24 | Seiko Epson Corporation | Sensor and method for manufacturing sensor |
US9255940B2 (en) * | 2013-01-22 | 2016-02-09 | Seiko Epson Corporation | Sensor and method for manufacturing sensor |
CN104064486A (en) * | 2013-03-21 | 2014-09-24 | 株式会社东芝 | Semiconductor Device And Manufacturing Method Of Stacked Semiconductor Device |
US20150004756A1 (en) * | 2013-06-27 | 2015-01-01 | Stats Chippac, Ltd. | Methods of Forming Conductive and Insulating Layers |
US9865575B2 (en) | 2013-06-27 | 2018-01-09 | STATS ChipPAC Pte. Ltd. | Methods of forming conductive and insulating layers |
US9406533B2 (en) * | 2013-06-27 | 2016-08-02 | STATS ChipPAC Pte. Ltd. | Methods of forming conductive and insulating layers |
US10460958B2 (en) | 2013-08-07 | 2019-10-29 | Invensas Corporation | Method of manufacturing embedded packaging with preformed vias |
US10008477B2 (en) | 2013-09-16 | 2018-06-26 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9728527B2 (en) | 2013-11-22 | 2017-08-08 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10290613B2 (en) | 2013-11-22 | 2019-05-14 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10026717B2 (en) | 2013-11-22 | 2018-07-17 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US20150380377A1 (en) * | 2013-11-22 | 2015-12-31 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10629567B2 (en) | 2013-11-22 | 2020-04-21 | Invensas Corporation | Multiple plated via arrays of different wire heights on same substrate |
US9583456B2 (en) * | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9852969B2 (en) | 2013-11-22 | 2017-12-26 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
CN104766838A (en) * | 2014-01-02 | 2015-07-08 | 矽品精密工业股份有限公司 | Package stack structure and method for fabricating the same |
CN104766837A (en) * | 2014-01-02 | 2015-07-08 | 矽品精密工业股份有限公司 | Semiconductor package and fabrication method thereof |
US11404338B2 (en) | 2014-01-17 | 2022-08-02 | Invensas Corporation | Fine pitch bva using reconstituted wafer with area array accessible for testing |
US10529636B2 (en) | 2014-01-17 | 2020-01-07 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US11462520B2 (en) | 2014-07-29 | 2022-10-04 | Huawei Technologies Co., Ltd. | Chip integration module, chip package structure, and chip integration method |
US20160035689A1 (en) * | 2014-07-29 | 2016-02-04 | Huawei Technologies Co., Ltd. | Chip integration module, chip package structure, and chip integration method |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US9269887B1 (en) * | 2015-01-06 | 2016-02-23 | Triquint Semiconductor, Inc. | Ultrathin flip-chip packaging techniques and configurations |
US11139177B2 (en) * | 2015-02-13 | 2021-10-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of fabricating semiconductor package structure |
US20160240451A1 (en) * | 2015-02-13 | 2016-08-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure for semiconductor package and method of fabricating the interconnect structure |
US11094561B2 (en) * | 2015-02-13 | 2021-08-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor package structure |
US10679866B2 (en) * | 2015-02-13 | 2020-06-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure for semiconductor package and method of fabricating the interconnect structure |
US10806036B2 (en) | 2015-03-05 | 2020-10-13 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US10008469B2 (en) | 2015-04-30 | 2018-06-26 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
US10115678B2 (en) | 2015-10-12 | 2018-10-30 | Invensas Corporation | Wire bond wires for interference shielding |
US11462483B2 (en) | 2015-10-12 | 2022-10-04 | Invensas Llc | Wire bond wires for interference shielding |
CN108431952A (en) * | 2015-10-12 | 2018-08-21 | 英帆萨斯公司 | Embedded wire bonding line |
US10559537B2 (en) | 2015-10-12 | 2020-02-11 | Invensas Corporation | Wire bond wires for interference shielding |
US9812402B2 (en) | 2015-10-12 | 2017-11-07 | Invensas Corporation | Wire bond wires for interference shielding |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
CN106611747A (en) * | 2015-10-21 | 2017-05-03 | 力成科技股份有限公司 | A die seal interconnection substrate and a manufacturing method thereof |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US10043779B2 (en) | 2015-11-17 | 2018-08-07 | Invensas Corporation | Packaged microelectronic device for a package-on-package device |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US10325877B2 (en) | 2015-12-30 | 2019-06-18 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10658302B2 (en) | 2016-07-29 | 2020-05-19 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
Also Published As
Publication number | Publication date |
---|---|
TW200816439A (en) | 2008-04-01 |
WO2008014197A3 (en) | 2008-10-09 |
WO2008014197A2 (en) | 2008-01-31 |
US7892889B2 (en) | 2011-02-22 |
US20090305464A1 (en) | 2009-12-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7892889B2 (en) | Array-processed stacked semiconductor packages | |
KR101749284B1 (en) | Integrated circuit packaging system with package stacking and method of manufacture thereof | |
US7872343B1 (en) | Dual laminate package structure with embedded elements | |
US7948089B2 (en) | Chip stack package and method of fabricating the same | |
US20070216008A1 (en) | Low profile semiconductor package-on-package | |
US9343429B2 (en) | Semiconductor device and method of forming double-sided through vias in saw streets | |
US7242081B1 (en) | Stacked package structure | |
TWI335658B (en) | Stacked structure of chips and wafer structure for making same | |
TWI469309B (en) | Integrated circuit package system | |
US8247269B1 (en) | Wafer level embedded and stacked die power system-in-package packages | |
US20180240789A1 (en) | Stackable electronic package and method of fabricating same | |
WO2019040205A1 (en) | Semiconductor device having laterally offset stacked semiconductor dies | |
US20030082845A1 (en) | Package for multiple integrated circuits and method of making | |
TW550768B (en) | Flip-chip on film assembly for ball grid array packages | |
US7678610B2 (en) | Semiconductor chip package and method of manufacture | |
US7265441B2 (en) | Stackable single package and stacked multi-chip assembly | |
US7649250B2 (en) | Semiconductor package | |
CN111883506B (en) | Electronic package, bearing substrate thereof and manufacturing method | |
CN112054005B (en) | Electronic package and manufacturing method thereof | |
CN112420641A (en) | Power element packaging structure and preparation method thereof | |
CN110858582A (en) | Semiconductor package and method of manufacturing the same | |
US20070170571A1 (en) | Low profile semiconductor system having a partial-cavity substrate | |
KR101345035B1 (en) | Semiconductor package and fabricating method thereof | |
CN115101519A (en) | Three-dimensional stacked fan-out type packaging structure and preparation method thereof | |
CN111883505A (en) | Electronic package, bearing substrate thereof and manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HOWARD, GREGORY E.;GUPTA, VIKAS;EDWARDS, DARVIN R.;REEL/FRAME:018358/0331;SIGNING DATES FROM 20060927 TO 20061005 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |