US20080023703A1 - System and method for manufacturing a thin-film device - Google Patents
System and method for manufacturing a thin-film device Download PDFInfo
- Publication number
- US20080023703A1 US20080023703A1 US11/496,768 US49676806A US2008023703A1 US 20080023703 A1 US20080023703 A1 US 20080023703A1 US 49676806 A US49676806 A US 49676806A US 2008023703 A1 US2008023703 A1 US 2008023703A1
- Authority
- US
- United States
- Prior art keywords
- dielectric
- unpatterned
- thin
- oxide
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 49
- 238000000034 method Methods 0.000 title claims description 87
- 238000004519 manufacturing process Methods 0.000 title description 6
- 238000002161 passivation Methods 0.000 claims abstract description 42
- 239000000463 material Substances 0.000 claims description 55
- 239000010408 film Substances 0.000 claims description 32
- 239000003989 dielectric material Substances 0.000 claims description 22
- 239000004065 semiconductor Substances 0.000 claims description 22
- 230000008021 deposition Effects 0.000 claims description 13
- AJNVQOSZGJRYEI-UHFFFAOYSA-N digallium;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Ga+3].[Ga+3] AJNVQOSZGJRYEI-UHFFFAOYSA-N 0.000 claims description 13
- 229910001195 gallium oxide Inorganic materials 0.000 claims description 13
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 12
- 238000000059 patterning Methods 0.000 claims description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 11
- KYKLWYKWCAYAJY-UHFFFAOYSA-N oxotin;zinc Chemical compound [Zn].[Sn]=O KYKLWYKWCAYAJY-UHFFFAOYSA-N 0.000 claims description 8
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 6
- 239000011787 zinc oxide Substances 0.000 claims description 6
- 229910003437 indium oxide Inorganic materials 0.000 claims description 5
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 claims description 5
- 229910001936 tantalum oxide Inorganic materials 0.000 claims description 5
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 claims description 5
- 229910001887 tin oxide Inorganic materials 0.000 claims description 5
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 4
- 229910052738 indium Inorganic materials 0.000 claims description 4
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 4
- NJWNEWQMQCGRDO-UHFFFAOYSA-N indium zinc Chemical compound [Zn].[In] NJWNEWQMQCGRDO-UHFFFAOYSA-N 0.000 claims description 4
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 4
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 4
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 claims description 4
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 3
- YBMRDBCBODYGJE-UHFFFAOYSA-N germanium oxide Inorganic materials O=[Ge]=O YBMRDBCBODYGJE-UHFFFAOYSA-N 0.000 claims description 3
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 3
- 239000011701 zinc Substances 0.000 claims description 3
- 239000005083 Zinc sulfide Substances 0.000 claims description 2
- CJDPJFRMHVXWPT-UHFFFAOYSA-N barium sulfide Chemical compound [S-2].[Ba+2] CJDPJFRMHVXWPT-UHFFFAOYSA-N 0.000 claims description 2
- WUKWITHWXAAZEY-UHFFFAOYSA-L calcium difluoride Chemical compound [F-].[F-].[Ca+2] WUKWITHWXAAZEY-UHFFFAOYSA-L 0.000 claims description 2
- 229910000420 cerium oxide Inorganic materials 0.000 claims description 2
- 239000000203 mixture Substances 0.000 claims description 2
- BMMGVYCKOGBVEV-UHFFFAOYSA-N oxo(oxoceriooxy)cerium Chemical compound [Ce]=O.O=[Ce]=O BMMGVYCKOGBVEV-UHFFFAOYSA-N 0.000 claims description 2
- PVADDRMAFCOOPC-UHFFFAOYSA-N oxogermanium Chemical compound [Ge]=O PVADDRMAFCOOPC-UHFFFAOYSA-N 0.000 claims description 2
- FVRNDBHWWSPNOM-UHFFFAOYSA-L strontium fluoride Chemical compound [F-].[F-].[Sr+2] FVRNDBHWWSPNOM-UHFFFAOYSA-L 0.000 claims description 2
- ZEGFMFQPWDMMEP-UHFFFAOYSA-N strontium;sulfide Chemical compound [S-2].[Sr+2] ZEGFMFQPWDMMEP-UHFFFAOYSA-N 0.000 claims description 2
- 229910052984 zinc sulfide Inorganic materials 0.000 claims description 2
- DRDVZXDWVBGGMH-UHFFFAOYSA-N zinc;sulfide Chemical compound [S-2].[Zn+2] DRDVZXDWVBGGMH-UHFFFAOYSA-N 0.000 claims description 2
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 claims 1
- 229910001634 calcium fluoride Inorganic materials 0.000 claims 1
- MRNHPUHPBOKKQT-UHFFFAOYSA-N indium;tin;hydrate Chemical compound O.[In].[Sn] MRNHPUHPBOKKQT-UHFFFAOYSA-N 0.000 claims 1
- 229910001637 strontium fluoride Inorganic materials 0.000 claims 1
- 229910052725 zinc Inorganic materials 0.000 claims 1
- 239000000758 substrate Substances 0.000 description 36
- 230000008569 process Effects 0.000 description 30
- 238000000151 deposition Methods 0.000 description 15
- 230000015572 biosynthetic process Effects 0.000 description 8
- 239000004020 conductor Substances 0.000 description 8
- 229910052751 metal Inorganic materials 0.000 description 8
- 239000002184 metal Substances 0.000 description 8
- 239000000178 monomer Substances 0.000 description 8
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 8
- 238000004544 sputter deposition Methods 0.000 description 8
- 230000009849 deactivation Effects 0.000 description 7
- 239000012212 insulator Substances 0.000 description 7
- 239000011159 matrix material Substances 0.000 description 7
- 239000004642 Polyimide Substances 0.000 description 6
- 229920001721 polyimide Polymers 0.000 description 6
- 238000001771 vacuum deposition Methods 0.000 description 6
- 239000011888 foil Substances 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 239000000969 carrier Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 4
- 150000002739 metals Chemical class 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 229920003207 poly(ethylene-2,6-naphthalate) Polymers 0.000 description 4
- 239000004417 polycarbonate Substances 0.000 description 4
- 229920000515 polycarbonate Polymers 0.000 description 4
- 229920006393 polyether sulfone Polymers 0.000 description 4
- 229920001601 polyetherimide Polymers 0.000 description 4
- 229920000139 polyethylene terephthalate Polymers 0.000 description 4
- -1 polyethylene terephthalates Polymers 0.000 description 4
- 229920000642 polymer Polymers 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 238000007385 chemical modification Methods 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 239000004973 liquid crystal related substance Substances 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 238000004528 spin coating Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 229920001665 Poly-4-vinylphenol Polymers 0.000 description 2
- 150000001252 acrylic acid derivatives Chemical class 0.000 description 2
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 2
- 229920006397 acrylic thermoplastic Polymers 0.000 description 2
- 230000004913 activation Effects 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 238000003491 array Methods 0.000 description 2
- 229910052454 barium strontium titanate Inorganic materials 0.000 description 2
- 229910021523 barium zirconate Inorganic materials 0.000 description 2
- DQBAOWPVHRWLJC-UHFFFAOYSA-N barium(2+);dioxido(oxo)zirconium Chemical compound [Ba+2].[O-][Zr]([O-])=O DQBAOWPVHRWLJC-UHFFFAOYSA-N 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000007766 curtain coating Methods 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000005566 electron beam evaporation Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 238000007641 inkjet printing Methods 0.000 description 2
- 229910010272 inorganic material Inorganic materials 0.000 description 2
- 239000011147 inorganic material Substances 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000000608 laser ablation Methods 0.000 description 2
- 238000005224 laser annealing Methods 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 150000002734 metacrylic acid derivatives Chemical class 0.000 description 2
- 238000000813 microcontact printing Methods 0.000 description 2
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 229920003023 plastic Polymers 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 229920003223 poly(pyromellitimide-1,4-diphenyl ether) Polymers 0.000 description 2
- 229920000058 polyacrylate Polymers 0.000 description 2
- 239000004926 polymethyl methacrylate Substances 0.000 description 2
- 238000005546 reactive sputtering Methods 0.000 description 2
- NDVLTYZPCACLMA-UHFFFAOYSA-N silver oxide Chemical compound [O-2].[Ag+].[Ag+] NDVLTYZPCACLMA-UHFFFAOYSA-N 0.000 description 2
- 229910001220 stainless steel Inorganic materials 0.000 description 2
- 239000010935 stainless steel Substances 0.000 description 2
- ISXSCDLOGDJUNJ-UHFFFAOYSA-N tert-butyl prop-2-enoate Chemical compound CC(C)(C)OC(=O)C=C ISXSCDLOGDJUNJ-UHFFFAOYSA-N 0.000 description 2
- 238000002207 thermal evaporation Methods 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N Alumina Chemical class [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- QPLDLSVMHZLSFG-UHFFFAOYSA-N Copper oxide Chemical compound [Cu]=O QPLDLSVMHZLSFG-UHFFFAOYSA-N 0.000 description 1
- 239000005751 Copper oxide Substances 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 206010057040 Temperature intolerance Diseases 0.000 description 1
- 229910000410 antimony oxide Inorganic materials 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000013590 bulk material Substances 0.000 description 1
- CXKCTMHTOKXKQT-UHFFFAOYSA-N cadmium oxide Inorganic materials [Cd]=O CXKCTMHTOKXKQT-UHFFFAOYSA-N 0.000 description 1
- CFEAAQFZALKQPA-UHFFFAOYSA-N cadmium(2+);oxygen(2-) Chemical compound [O-2].[Cd+2] CFEAAQFZALKQPA-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910000431 copper oxide Inorganic materials 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000003618 dip coating Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 238000007756 gravure coating Methods 0.000 description 1
- 230000008543 heat sensitivity Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000009616 inductively coupled plasma Methods 0.000 description 1
- 239000004615 ingredient Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- VTRUBDSFZJNXHI-UHFFFAOYSA-N oxoantimony Chemical compound [Sb]=O VTRUBDSFZJNXHI-UHFFFAOYSA-N 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000009832 plasma treatment Methods 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 229910001923 silver oxide Inorganic materials 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 150000004763 sulfides Chemical class 0.000 description 1
- 230000009897 systematic effect Effects 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1292—Multistep manufacturing methods using liquid deposition, e.g. printing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
Definitions
- Electronic devices such as integrated circuits, sensor arrays, or electronic displays, for example, may be comprised of one or more thin-film devices, such as one or more thin-film transistors (TFTs).
- TFTs thin-film transistors
- Methods or materials utilized to form thin-film devices such as these may vary, and one or more of these methods or materials may have particular disadvantages. For example, use of such methods or materials may be time-consuming or expensive, may involve the use of high temperature processing, or may not produce devices having the desired characteristics. Further, many methods are utilized to limit parasitic effects that are created at the time of fabrication, (e.g., unintended metal-insulator-semiconductor [MIS] structures beneath conductive interconnect lines, or unwanted current leakage between adjacent circuit elements) which may negatively impact the functionality of the final device.
- MIS metal-insulator-semiconductor
- An exemplary thin-film device includes a plurality of thin-film device components defining an active region of the thin-film device, an unpatterned channel portion disposed on the plurality of thin-film device components, and a patterned passivation dielectric selectively disposed on the unpatterned channel portion to electrically pattern an active region of the unpatterned channel portion.
- a method of spatially selecting active/inactive regions of a thin-film device channel film includes disposing a patterned passivation dielectric on an unpatterned channel layer, wherein the patterned passivation dielectric includes at least two passivation dielectrics.
- FIG. 1 is a side cross-sectional view of an embodiment of a semiconductor device with an unpatterned channel layer, such as a thin-film transistor, according to one exemplary embodiment.
- FIG. 2 illustrates a side cross-sectional view of a semiconductor device with patterned and unpatterned spatially isolating films deposited, according to one exemplary embodiment.
- FIG. 3 illustrates a side cross-sectional view of a semiconductor device array structure, according to one exemplary embodiment.
- FIG. 4 is a flow chart illustrating an exemplary method for using spatially selective activation/deactivation of un-patterned TFT channel film using patterned passivation dielectrics, according to one exemplary embodiment.
- a patterned passivation dielectric layer is deposited and selectively patterned over a back surface of an unpatterned channel film, to spatially define a TFT channel region.
- an unpatterned dielectric layer is coated over the patterned passivation dielectric layer and the unpatterned channel layer to electrically isolate adjacent TFTs. In combination, these layers act to electrically pattern the unpatterned channel film.
- semiconductor semiconductor
- semiconductor semiconductor
- semiconductor semiconductor
- semiconductor semiconductor
- conductivity can be modulated (such as by doping the material, or by application of an external electric field, such as in a field-effect transistor structure) across a relatively broad range, typically several orders of magnitude.
- a “good” or “useful” semiconductor is a material with relatively high carrier mobility, relatively low defect (trap) density, and relatively low carrier concentration without the presence of external influence, such as thin-film transistor (TFT) gate voltage.
- TFT thin-film transistor
- a relatively low carrier concentration implies a carrier concentration substantially lower than that of a typical metallic conductor, for which a typical carrier concentration is about 10 21 carriers per cubic centimeter. More specifically, in order to function acceptably as a TFT channel material, a carrier concentration below about 10 18 carriers per cubic centimeter is desired.
- the terms “conductor”, “conducting”, or “conductive” are meant to be understood as any material which offers relatively low resistance or opposition to the flow of electric current due to relatively high mobility and relatively high carrier concentration.
- transistor structures may be employed in connection with the various embodiments of the present exemplary systems and methods.
- the present systems and methods may be incorporated to form any number of semiconductor structures, field-effect transistors including thin-film transistors (TFTs), active-matrix displays, logic inverters, amplifiers, and the like.
- TFTs thin-film transistors
- active-matrix displays logic inverters
- amplifiers and the like.
- exemplary thin-film transistor embodiments may be formed with the present systems and methods.
- the thin-film transistors can be of any type including, but not limited to, horizontal, vertical, coplanar electrode, staggered electrode, top-gate, bottom-gate, single-gate, and double-gate transistors, just to name a few.
- Electronic devices such as display devices, nanotechnology devices, and sensor devices, for example, may include one or more electronic components.
- the one or more electronic components may further include one or more thin-film components, which may be formed of one or more thin films.
- the term “or” means a sentential connective that forms a complex sentence which is true when one or more of its constituent sentences is true.
- the term “thin film” refers to a layer of one or more materials formed to a thickness, such that surface properties of the one or more materials may be observed, and these properties may vary from bulk material properties.
- Thin films may additionally be referred to as component layers, and one or more component layers may comprise one or more layers of material, which may be referred to as material layers, for example.
- the one or more material or component layers may have electrical or chemical properties, such as conductivity, chemical interface properties, charge flow, or processability.
- one or more layers of material may be formed at least as part of one or more of the component layers, such as by forming at least a portion of an electrode, including: source, drain, or gate electrodes; a channel layer; and/or a dielectric layer. These one or more layers of material may be formed on or over a substrate, for example.
- one or more processes utilized may include a patterned deposition of a dielectric material.
- patterning refers to one or more processes that create a predetermined shape, i.e., feature, on the surface of the substrate.
- processes that may be utilized to form material layers of a TFT may use a combination of photoresist, laminates, and photolithography to create the desired feature or features. Using these tools and procedures provides the means for electrically separating the TFTs through the deposition and patterning of dielectric material.
- unpatterned deposition has no predetermined features and instead creates a continuous layer across the surface of a substrate.
- An unpatterned layer may comprise a blanket coated layer deposited using any number of deposition processes including, but in no way limited to, vacuum deposition processes, spin coating processes, curtain coating processes, inkjet coating processes, and the like.
- the term “blanket coated” may refer to any un-patterned deposition such as one that may cover a relatively small portion of a substrate, patterned using a shadow mask for example, up to and including a deposition that may cover a relatively large portion of a substrate, which may under some circumstances include an entire substrate, depending on various factors, for example.
- a blanket coated layer may correspond to an actual surface area on the order of a few square centimeters, for example, though the actual surface area of the blanket coated layer may vary widely.
- the blanket coated or un-patterned layer may include a layer such that, as deposited and without further treatment, the area of the blanket coated or un-patterned layer may be substantially larger than that of a single thin-film transistor or other semiconductor component.
- the un-patterned layer may include, but is in no way limited to, an oxide semiconductor material such as zinc oxide, tin oxide, indium oxide, cadmium oxide, gallium oxide, or combinations thereof, including zinc tin oxide, zinc indium oxide, indium gallium oxide, zinc indium gallium oxide, or combinations thereof, to name but a few examples.
- One or more processes or materials may be utilized to form one or more material or component layers of a component.
- one or more temperature sensitive materials such as temperature sensitive substrate materials, channel layer materials or dielectric layer materials may be utilized, and this may include materials that may have characteristics such as flexibility, for example, or may include materials not suitable for use in relatively high-temperature processes.
- one or more suitable processes such as selective laser annealing; sputter deposition processes including RF (radio frequency) sputtering, DC sputtering, DC-pulsed sputtering, or reactive sputtering, wherein the substrate may be unheated or maintained at a suitably low temperature; atomic layer deposition (ALD); chemical vapor deposition processes including plasma-enhanced, electron cyclotron resonance, or inductively coupled plasma; evaporation processes, including thermal or electron-beam evaporation; or roll-coating, gravure-coating, spin-coating, dip-coating, or spray-coating, for example, may be utilized in at least one embodiment.
- ALD atomic layer deposition
- chemical vapor deposition processes including plasma-enhanced, electron cyclotron resonance, or inductively coupled plasma
- evaporation processes including thermal or electron-beam evaporation
- FIGS. 1 and 2 illustrate the formation of an exemplary embodiment of a bottom-gate TFT formed according to the present exemplary systems and methods.
- the thin-film transistor ( 100 ) can form a portion of any number of electronic devices including, but in no way limited to, an active matrix display device, such as an active matrix liquid crystal display (AMLCD) device; an active matrix detection device, such as an active matrix x-ray detector device; a logic gate, such as a logic inverter; and/or an analog circuit, such as an amplifier.
- AMLCD active matrix liquid crystal display
- AMLCD active matrix detection device
- a logic gate such as a logic inverter
- an analog circuit such as an amplifier.
- the thin-film transistor ( 100 ) can also be included in an optically transparent device where transparent components are used.
- the exemplary transistors ( 100 ) include a substrate ( 102 ), a gate electrode ( 104 ), a gate dielectric ( 106 ), a channel ( 108 ), a source electrode ( 110 ), and a drain electrode ( 112 ). Further, the gate dielectric ( 106 ) is positioned between the gate electrode ( 104 ) and the source and drain electrodes ( 110 , 112 ) such that the gate dielectric ( 106 ) physically separates the gate electrode ( 104 ) from the source and the drain electrodes ( 110 , 112 ).
- the source and the drain electrodes ( 110 , 112 ) are separately positioned, thereby forming a region between the source and drain electrodes ( 110 , 112 ) for interposing the channel ( 108 ). Consequently, the gate dielectric ( 106 ) is positioned adjacent the channel ( 108 ) and physically separates the source and drain electrodes ( 110 , 112 ) from the gate electrode ( 104 ). Further, the channel ( 108 ) is positioned adjacent the gate dielectric ( 106 ) and is interposed between the source and drain electrodes ( 110 , 112 ).
- the channel film ( 108 ) is unpatterned and/or blanket-coated over the source ( 110 ), the drain ( 112 ), and the gate dielectric ( 106 ).
- the channel layer is illustrated as having a planar top surface the channel layer may have topography in those regions where it is disposed over patterned structures such as the source and drain electrodes.
- the channel ( 108 ) is interposed between the source and the drain electrodes ( 110 , 112 ), thereby providing a path for electrical conduction between the source ( 110 ) and the drain ( 112 ).
- the unpatterned channel ( 108 ) may be made of a semiconducting oxide material such as zinc oxide, zinc tin oxide, and other similar oxide semiconductors including, but in no way limited to, zinc oxide, tin oxide, indium oxide, gallium oxide, zinc indium oxide, zinc tin oxide, indium gallium oxide, zinc indium gallium oxide, copper oxide, silver oxide, antimony oxide, and/or combinations thereof to provide a controllable electric pathway, known as the active region, configured to controllably facilitate a movement of an electrical charge between the source and drain electrodes ( 110 , 112 ) via the channel ( 108 ).
- a semiconducting oxide material such as zinc oxide, zinc tin oxide, and other similar oxide semiconductors including, but in no way limited to, zinc oxide, tin oxide, indium oxide, gallium oxide, zinc indium oxide, zinc tin oxide, indium gallium oxide, zinc indium gallium oxide, copper oxide, silver oxide, antimony oxide, and/or combinations thereof to provide a controllable electric pathway
- the substrate ( 102 ) may include, but is in no way limited to, one or more types of plastic or one or more organic substrate materials, such as polyimides (PI), including KAPTON®; polyethylene terephthalates (PET); polyethersulfones (PES); polyetherimides (PEI); polycarbonates (PC); polyethylenenaphthalates (PEN); acrylics, including acrylates and methacrylates, such as polymethylmethacrylates (PMMA); or combinations thereof.
- PI polyimides
- PET polyethylene terephthalates
- PES polyethersulfones
- PEI polyetherimides
- PC polycarbonates
- PEN polyethylenenaphthalates
- acrylics including acrylates and methacrylates, such as polymethylmethacrylates (PMMA); or combinations thereof.
- the substrate ( 102 ) may also comprise one or more inorganic materials, including silicon, silicon dioxide, one or more types of glass, quartz, sapphire, stainless steel and metal foils, including foils of aluminum or copper an including anodizable metal foils, or a variety of other suitable materials.
- an insulator layer may be utilized in addition to the one or more metals or other conductive materials to form the substrate.
- a choice of substrate materials may determine certain characteristics or tolerances that may influence the available semiconductor fabrication processes that are suitable for use with a particular substrate material.
- organic substrate materials may be more sensitive to heat and as such may be more suitable for use with lower temperature processes than those that may be suitable for use with inorganic substrates under certain circumstances.
- Choice of substrate material may depend on a variety of factors including, but in no way limited to, heat sensitivity, cost, flexibility, durability, resistance to failure, surface morphology, chemical stability, optical transparency, barrier properties, etc.
- FIG. 2 is a cross-sectional side view of the exemplary thin film transistor ( 200 ) of FIG. 1 including a patterned dielectric ( 214 ) and an unpatterned dielectric ( 216 ) formed on the unpatterned channel layer ( 108 ), according to one exemplary embodiment.
- a patterned dielectric ( 214 ) may be deposited on the channel ( 108 ) back-side of the TFT, to define the active device region of the unpatterned channel ( 108 ).
- channel back-side is meant to be understood as the side of the unpatterned channel layer ( 108 ) opposite the gate dielectric ( 106 ).
- the patterned dielectric ( 214 ) is electrically and chemically compatible with the channel layer ( 108 ) material, and ensures that the necessary electrical functionality of the active region is maintained.
- the function performed by the patterned dielectric ( 214 ) may be referred to as passivation of the TFT channel layer ( 108 ).
- a second dielectric ( 216 ) is deposited over the patterned dielectric ( 214 ) and the exposed portions of the unpatterned channel layer ( 108 ); the second dielectric ( 216 ) serves to “deactivate” the portions of the unpatterned channel layer ( 108 ) that are not covered (passivated) by the patterned dielectric ( 214 ).
- TFTs based on zinc tin oxide and other similar oxide semiconductors e.g., zinc oxide, tin oxide, indium oxide, gallium oxide, zinc indium oxide, indium gallium oxide, zinc indium gallium oxide, combinations thereof, etc.
- the performance of the device is highly dependent on the nature of the channel back-side (i.e., the side opposite the gate dielectric) interface.
- Certain back-side passivation dielectrics provide for excellent device performance, referred to here as “good” passivation dielectrics, while others can effectively destroy device functionality, referred to herein as “poor” passivation dielectrics.
- This difference in performance, dependent on the selected back-side passivation dielectric, can be used to “electrically” pattern the unpatterned channel film ( 108 ) without the use of conventional “physical” patterning (e.g., photolithography, etch, lift-off, etc.) of the channel material, as described below.
- conventional “physical” patterning e.g., photolithography, etch, lift-off, etc.
- the localized channel film deactivation provided by interaction with the electrically “poor” second dielectric ( 216 ) occurs in regions where the second dielectric is in contact with the unpatterned channel film ( 108 ), and generally includes rendering the channel film in these regions highly resistive and reducing the ability to induce free carriers via the field effect.
- Such “deactivation” may be a result of one or more of several possible mechanisms, including, but in no way limited to, ( 1 ) mid-bandgap trap states at the channel ( 108 )/second dielectric ( 216 ) interface, and ( 2 ) mid-bandgap trap states in the channel ( 108 ) bulk (due, for example, to chemical reaction between the channel ( 108 ) and the second dielectric ( 216 ), e.g., diffusion of one or more components of the second dielectric ( 216 ) into the channel ( 108 ), and/or vice versa); in both cases, the mid-bandgap states immobilize (trap) otherwise mobile carriers (e.g., electrons) in the film, thereby preventing their participation in conduction within the effected portion(s) of the channel layer ( 108 ).
- the mid-bandgap states immobilize (trap) otherwise mobile carriers (e.g., electrons) in the film, thereby preventing their participation in conduction within the effected
- suitable materials for the “good” patterned dielectric layer ( 214 ) that is patterned to define and protect device regions may include materials that are known to act as good TFT gate dielectric materials.
- the term “good” used in context with a dielectric material defines a back-side passivation dielectric that does not electrically interfere with the desired function of a TFT channel during device operation, and effectively protects the TFT from the deactivating features of the electrically “poor” second dielectric ( 216 ).
- Examples of possible candidates for “good” passivation dielectric ( 214 ) materials include materials know to provide reasonable gate dielectrics, such as, but in no way limited to, silicon oxides (SiO x ), silicon nitrides (SiN x ), aluminum oxides (AlO x ), hafnium oxides (HfO x ), tantalum oxides (TaO x ), and combinations thereof; other exemplary candidates include, but are not limited to germanium oxides (GeO x ), calcium fluorides (CaF x ), and strontium fluorides (SrF x ).
- materials suitable for the electrically “poor” second dielectric ( 216 ) material layer are configured to provide “deactivation” of the unpatterned oxide semiconductor channel layer ( 108 ), as described above.
- the term “poor” when used in context with a dielectric material defines a dielectric that, when placed in contact with the channel layer ( 108 ), results in negligible channel conduction for any voltage within the range of interest for a particular device, thus effectively “deactivating” any portion of the unpatterned channel region in contact with the electrically “poor” second dielectric ( 216 ).
- suitable candidates for the “poor” dielectric material layer are configured to provide “deactivation” of the oxide semiconductor channel layer, as described above.
- a zinc tin oxide embodiment with composition corresponding to a Zn:Sn ratio of about 2:1
- the application of zinc sulfide or cerium oxide to the channel ( 108 ) back surface effectively “deactivates” the TFT channel.
- Alternative materials may also be used to provide this effect including, but in no way limited to, sulfides such as barium sulfide or strontium sulfide.
- this unpatterned dielectric ( 216 ) contacts the unpatterned channel layer ( 108 ) the channel layer ( 108 ) is electrically “deactivated”.
- a partial etching, plasma treatment, or similar process may be employed to effectively “damage” the portions of the unpatterned channel surface ( 108 ) that remain exposed after deposition and patterning of the patterned dielectric ( 214 ).
- second dielectric ( 216 ) is deposited to cap the “deactivated” channel regions and to act as an interlevel dielectric.
- the patterned dielectric layer ( 214 ) protects the underlying channel layer ( 108 ), corresponding to TFT active regions, from electrical “deactivation” during the partial etching or similar process.
- the thin-film transistors may be of any type or structure, including but not limited to, horizontal, vertical, coplanar electrode, staggered electrode, top-gate, bottom-gate, single-gate, and double-gate, to name but a few.
- a “coplanar electrode configuration” is meant to be understood as any transistor structure where the source and drain electrodes are positioned on the same side of the channel layer as is the gate electrode.
- a “staggered electrode configuration” is meant to be understood as any transistor structure where the source and drain electrodes are positioned on the opposite side of the channel layer as is the gate electrode.
- the one or more material or component layers, in combination with one or more other material or component layers may form any number of electrical components including, but in no way limited to thin-film transistors (TFTs), capacitors, diodes, resistors, photovoltaic cells, insulators, conductors, optically active components, or the like.
- Components such as TFTs may, for example, be utilized in components including smart packages and display components including, for example, radio frequency identification (RFID) tags and electroluminescent and liquid crystal displays (LCD), such as active matrix liquid crystal display (AMLCD) devices, for example.
- RFID radio frequency identification
- LCD electroluminescent and liquid crystal displays
- AMLCD active matrix liquid crystal display
- FIG. 3 illustrates a cross-sectional view of an exemplary semiconductor device array structure ( 300 ), according to one exemplary embodiment.
- the exemplary array structure ( 300 ) may include a first layer ( 310 ), such as a substrate layer.
- the first layer ( 310 ) may include, but is in no way limited to, one or more types of plastic or one or more organic substrate materials such as polyimides (PI), including KAPTON®; polyethylene terephthalates (PET); polyethersulfones (PES); polyetherimides (PEI); polycarbonates (PC); polyethylenenaphthalates (PEN); acrylics, including acrylates, and methacrylates, such as polymethylmethacrylates (PMMA); or combinations thereof.
- the first layer ( 310 ) may include, but is no way limited to, one or more inorganic materials, including silicon, silicon dioxide, one or more types of glass, stainless steel and metal foils, including foils of aluminum and copper.
- an insulator layer may be utilized in addition to the one or more metals or other conductive materials to form a first layer ( 310 ).
- the exemplary array structure ( 300 ) includes a first gate electrode ( 320 ) and a second gate electrode ( 325 ).
- the exemplary array structure ( 300 ) may further include a second layer ( 330 ), such as a gate insulator layer, which may comprise silicon dioxide or other materials including, but in no way limited to, inorganic dielectrics such as zirconium oxide, tantalum oxide, yttrium oxide, lanthanum oxide, silicon oxide, aluminum oxide, hafnium oxide, barium zirconate titanate, barium strontium titanate, silicon nitride, or silicon oxynitride, as just a few examples.
- the second layer ( 330 ) may include organic dielectrics such as curable monomers, including UV curable acrylic monomers, UV curable monomers, thermal curable monomers; acrylic polymers; polymer solutions such as melted polymers or oligomer solutions; poly methyl methacrylate, poly vinylphenol; benzocyclobutene; or one or more polyimides, to name but a few examples.
- the second layer ( 330 ) may have a thickness that may under some circumstance be in a range of approximately 20 to 1000 nm.
- the second layer ( 330 ) may under some circumstance comprise multiple sub-layers, including one or more inorganic dielectric or organic dielectric layers, though other exemplary materials may be used to form a gate insulator layer.
- the exemplary array structure ( 300 ) may further include an un-patterned and/or blanket coated channel layer ( 340 ), as described previously.
- the un-patterned channel layer ( 340 ) of the exemplary array structure ( 300 ) may further include a first and a second source electrode ( 350 , 355 ) and a first and a second drain electrode ( 360 , 365 ), as shown.
- the source ( 350 , 355 ) and drain electrodes ( 360 , 365 ) may be formed within the same un-patterned channel layer ( 340 ) that includes semiconductive active or operational regions or may be formed in an adjacent patterned layer of suitable conductive material.
- the first and second source electrodes ( 350 , 355 ) and the first and second drain electrodes ( 360 , 365 ) may comprise a conductive oxide material such as n-type doped indium oxide, tin oxide, zinc oxide, or the like, or a metal such as aluminum, silver, copper, gold, titanium, tantalum, chromium, nickel, molybdenum, tungsten, or the like.
- the first gate electrode ( 320 ), the first source electrode ( 350 ), the first drain electrode ( 360 ), and the gate dielectric layer ( 330 ), may function as a first transistor ( 370 ) of the exemplary array structure ( 300 ), such that the semiconductive active region defined by the gate, source and drain electrodes may function as a channel region.
- the second gate electrode ( 325 ), the second source electrode ( 355 ), the second drain electrode ( 365 ), and the gate insulator layer ( 330 ), may function as a second transistor ( 375 ), such that the second semiconductive active or operational region may function as a second channel region.
- the exemplary array structure ( 300 ) may achieve effective electrical isolation between the first transistor ( 370 ) and the second transistor ( 375 ) by depositing patterned “good” passivation dielectrics ( 380 , 385 ) over the active or operational regions, and depositing an unpatterned layer of “poor” dielectric ( 390 ) between them, thereby electrically isolating the first and second transistors as discussed above.
- FIG. 4 illustrates an exemplary method for using patterned passivation dielectric to cause spatially selective activation/deactivation of an unpatterned TFT channel film, according to one exemplary embodiment.
- the exemplary method begins by first preparing a substrate to receive gate electrodes (step 400 ). Once the substrate is prepared, interconnect lines and gate electrodes may be formed by any number of known formation methods (step 410 ). The dielectric layer acting as a gate dielectric may then be formed as a film over the desired substrate and electrodes (step 420 ). With the gate dielectric layer formed, desired source and drain electrodes and interconnect lines may be formed using any suitable formation method (step 430 ).
- An unpatterned channel layer is then formed (step 440 ) over the source and drain electrodes, as well as the exposed gate dielectric.
- a patterned layer of passivation dielectric is deposited to protect the active or operational regions of the device ( 450 ).
- the user may optionally configure the manufacturing process to include a step to chemically modify the channel film's surface (step 460 ). If a chemical modification is desired (YES, step 460 ) it may be done by performing a partial etching, plasma process, or the like to damage the surface of the channel film in such a way as to “deactivate” the channel in the exposed regions (step 465 ).
- the last step of the present exemplary method calls for an unpatterned passivation dielectric layer to be formed (step 470 ), thereby deactivating the interfacing channel layer. Further details of each of the above-mentioned steps will be described in further detail below.
- the above-mentioned method begins by first preparing the desired substrate to receive gate electrodes (step 400 ).
- any number of the above-mentioned components may be formed on the desired substrate to form an integrated circuit, prior to the deposition of the gate dielectric layer. More specifically, according to one exemplary embodiment, all or part of an active matrix display backplane may be formed on the desired substrate prior to deposition of the gate dielectric layer.
- interconnect lines and gate electrodes may be formed by any number of known formation methods including, but in no way limited to, vacuum deposition, inkjet printing, microcontact printing, photolithography, imprint lithography, laser ablation, laser annealing, thermal annealing, and the like (step 410 ).
- the gate dielectric layer is formed on the desired substrate (step 420 ).
- the formation of the gate dielectric layer on the desired substrate may be performed by any appropriate deposition processes including, but in no way limited to, a vacuum deposition process. More particularly, appropriate vacuum deposition processes that may be used include, but are in no way limited to, RF (radio frequency) sputtering, DC sputtering, DC-pulsed sputtering, reactive sputtering, thermal evaporation, electron-beam evaporation, chemical vapor deposition (CVD), or atomic layer deposition (ALD). Additionally, according to one exemplary embodiment, it may be useful to form a multi-layer stack, e.g., two or more layers of different dielectrics, with the multi-layer stack comprising the gate dielectric layer.
- the gate dielectric layer may be formed using sputter deposition at a sufficiently low power so as to avoid appreciable substrate heating, thereby maintaining compatibility with low-cost, low-temperature flexible substrate materials; alternatively, active cooling may be employed to maintain a desired substrate temperature.
- the deposition of the gate dielectric layer may be carried out with a heated or unheated substrate, in an approximately 90% argon and 10% oxygen environment and at a pressure of approximately 5 mTorr, for example.
- the gate dielectric layer may be formed from any number of materials including, but in no way limited to, inorganic dielectrics such as silicon oxide, zirconium oxide, tantalum oxide, yttrium oxide, lanthanum oxide, silicon oxide, aluminum oxide, hafnium oxide, barium zirconate titanate, barium strontium titanate, silicon nitride, or silicon oxynitride.
- inorganic dielectrics such as silicon oxide, zirconium oxide, tantalum oxide, yttrium oxide, lanthanum oxide, silicon oxide, aluminum oxide, hafnium oxide, barium zirconate titanate, barium strontium titanate, silicon nitride, or silicon oxynitride.
- the gate dielectric layer may include organic dielectrics such as curable monomers, including UV curable acrylic monomers, UV curable monomers, thermal curable monomers; acrylic polymers; polymer solutions such as melted polymers or oligomer solutions; poly methyl methacrylate, poly vinylphenol; benzocyclobutene; or one or more polyimides, to name but a few examples.
- the gate dielectric layer may under some circumstance comprise multiple sub-layers, including one or more inorganic dielectric or organic dielectric layers, though other materials may be used to form a gate insulator layer and will be understood by one of ordinary skill.
- the gate dielectric may comprise aluminum oxide with a thickness of about 50-500 nm.
- Source and drain electrodes are formed on the surface of the unpatterned gate dielectric layer (step 430 ) using any of the same methods used in the formation of the gate electrodes or gate dielectric, above.
- an unpatterned channel layer is deposited (step 440 ).
- This layer may be deposited by any number of known deposition methods including, but not limited to, any of the methods described above in conjunction with the deposition of the gate dielectric layer.
- an active or operational region is now defined in the channel by the relative alignment of drain, source and gate electrodes.
- the present system and method continue by forming a patterned passivation dielectric (step 450 ).
- the passivation dielectric is deposited over the channel film and patterned so as to cover only the intended active or operational regions (the TFT channel regions). This can be done using deposition and patterning techniques as describe above and including, but not limited to, photolithography, imprint lithography, laser ablation, microcontact printing, inkjet printing, various vacuum deposition methods, and the like.
- the user may optionally configure the manufacturing process to include a step to chemically modify the channel film's surface (step 460 ). If a chemical modification is desired (YES, step 460 ) it may be done by performing a partial etching or the like to damage the surface of the channel film in such a way as to deactivate the channel (step 465 ). This is an optional step, but may be used in order to further ensure the electrical isolation of the thin-film devices.
- the final step of processing requires a second unpatterned passivation dielectric to be deposited over the surface of the device (step 470 ).
- the second unpatterned passivation dielectric is blanket coat deposited, which may be accomplished using any number of methods including, but not limited to, vacuum deposition processes, spin coating processes, curtain coating processes, inkjet coating processes, and the like.
- the patterned passivation dielectric protects device regions, while the exposed portions of the channel film are “deactivated” due to interaction with the unpatterned passivation dielectric and/or chemical modification in optional step 465 .
- FIG. 4 generally illustrates the steps of an exemplary formation method.
- additional steps currently used in TFT processing including, but in no way limited to thermal annealing steps, impurity doping, and the like.
- the above-mentioned method provides for electrically patterning an unpatterned channel region. Additionally, the step of coating an unpatterned dielectric layer over the patterned passivation dielectric layer and the unpatterned channel layer electrically isolates adjacent TFT's.
- the present exemplary system and method for spatially selecting the active/inactive regions of an unpatterned TFT channel film employs a process that may simplify the process of electrically isolating TFTs, by providing an alternative to the direct patterning of the TFT channel layer.
- the present exemplary system offers multiple advantages over the current technology.
- the disclosed system and method adds process latitude/flexibility in fabricating circuits based on oxide semiconductor TFTs, especially on low-temperature flexible substrates.
- physical patterning of the channel film may be avoided by patterning an overlying dielectric layer as disclosed above. While not advantageous in all cases, it may often be preferable to avoid direct physical patterning, such as via conventional etch processes, of the relatively sensitive channel layer.
Abstract
A thin-film device includes a plurality of circuit components defining an operational region of the thin-film device, an unpatterned channel portion disposed on the plurality of circuit components, and a patterned passivation dielectric selectively disposed on the unpatterned channel portion to electrically pattern an active region of the unpatterned channel portion.
Description
- Electronic devices, such as integrated circuits, sensor arrays, or electronic displays, for example, may be comprised of one or more thin-film devices, such as one or more thin-film transistors (TFTs). Methods or materials utilized to form thin-film devices such as these may vary, and one or more of these methods or materials may have particular disadvantages. For example, use of such methods or materials may be time-consuming or expensive, may involve the use of high temperature processing, or may not produce devices having the desired characteristics. Further, many methods are utilized to limit parasitic effects that are created at the time of fabrication, (e.g., unintended metal-insulator-semiconductor [MIS] structures beneath conductive interconnect lines, or unwanted current leakage between adjacent circuit elements) which may negatively impact the functionality of the final device.
- An exemplary thin-film device includes a plurality of thin-film device components defining an active region of the thin-film device, an unpatterned channel portion disposed on the plurality of thin-film device components, and a patterned passivation dielectric selectively disposed on the unpatterned channel portion to electrically pattern an active region of the unpatterned channel portion.
- A method of spatially selecting active/inactive regions of a thin-film device channel film includes disposing a patterned passivation dielectric on an unpatterned channel layer, wherein the patterned passivation dielectric includes at least two passivation dielectrics.
- The accompanying drawings illustrate various embodiments of the present system and method and are a part of the specification. The illustrated embodiments are merely examples of the present system and method and do not limit the scope thereof.
-
FIG. 1 is a side cross-sectional view of an embodiment of a semiconductor device with an unpatterned channel layer, such as a thin-film transistor, according to one exemplary embodiment. -
FIG. 2 illustrates a side cross-sectional view of a semiconductor device with patterned and unpatterned spatially isolating films deposited, according to one exemplary embodiment. -
FIG. 3 illustrates a side cross-sectional view of a semiconductor device array structure, according to one exemplary embodiment. -
FIG. 4 is a flow chart illustrating an exemplary method for using spatially selective activation/deactivation of un-patterned TFT channel film using patterned passivation dielectrics, according to one exemplary embodiment. - Throughout the drawings, identical reference numbers designate similar, but not necessarily identical, elements.
- An exemplary system and method for forming spatially selective active/inactive regions of an unpatterned TFT channel film using patterned passivation dielectric is disclosed herein. According to one exemplary method, a patterned passivation dielectric layer is deposited and selectively patterned over a back surface of an unpatterned channel film, to spatially define a TFT channel region. Additionally, an unpatterned dielectric layer is coated over the patterned passivation dielectric layer and the unpatterned channel layer to electrically isolate adjacent TFTs. In combination, these layers act to electrically pattern the unpatterned channel film. Embodiments and examples of the present exemplary systems and methods will be described in detail below.
- Unless otherwise indicated, all numbers expressing quantities of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term “approximately.” Accordingly, unless indicated to the contrary, the numerical parameters set forth in the following specification and attached claims are approximations that may vary depending upon the desired properties sought to be obtained by the present disclosure.
- Additionally, as used herein, and in the appended claims, the term “semiconductor”, “semiconducting”, or “semiconductive” shall be understood to mean any material whose conductivity can be modulated (such as by doping the material, or by application of an external electric field, such as in a field-effect transistor structure) across a relatively broad range, typically several orders of magnitude. Consequently, as used herein, a “good” or “useful” semiconductor is a material with relatively high carrier mobility, relatively low defect (trap) density, and relatively low carrier concentration without the presence of external influence, such as thin-film transistor (TFT) gate voltage. A relatively low carrier concentration, in this context, implies a carrier concentration substantially lower than that of a typical metallic conductor, for which a typical carrier concentration is about 1021 carriers per cubic centimeter. More specifically, in order to function acceptably as a TFT channel material, a carrier concentration below about 1018 carriers per cubic centimeter is desired.
- As used herein, the terms “conductor”, “conducting”, or “conductive” are meant to be understood as any material which offers relatively low resistance or opposition to the flow of electric current due to relatively high mobility and relatively high carrier concentration.
- It should also be understood that various semiconductor devices such as transistor structures may be employed in connection with the various embodiments of the present exemplary systems and methods. For example, the present systems and methods may be incorporated to form any number of semiconductor structures, field-effect transistors including thin-film transistors (TFTs), active-matrix displays, logic inverters, amplifiers, and the like. As illustrated in
FIG. 2 , exemplary thin-film transistor embodiments may be formed with the present systems and methods. The thin-film transistors can be of any type including, but not limited to, horizontal, vertical, coplanar electrode, staggered electrode, top-gate, bottom-gate, single-gate, and double-gate transistors, just to name a few. - Electronic devices, such as display devices, nanotechnology devices, and sensor devices, for example, may include one or more electronic components. The one or more electronic components may further include one or more thin-film components, which may be formed of one or more thin films. As used in the present specification and the appended claims, the term “or” means a sentential connective that forms a complex sentence which is true when one or more of its constituent sentences is true. Additionally, as used herein, the term “thin film” refers to a layer of one or more materials formed to a thickness, such that surface properties of the one or more materials may be observed, and these properties may vary from bulk material properties. Thin films may additionally be referred to as component layers, and one or more component layers may comprise one or more layers of material, which may be referred to as material layers, for example. The one or more material or component layers may have electrical or chemical properties, such as conductivity, chemical interface properties, charge flow, or processability.
- At least as part of the fabrication process of thin-film components, such as thin-film transistors, one or more layers of material may be formed at least as part of one or more of the component layers, such as by forming at least a portion of an electrode, including: source, drain, or gate electrodes; a channel layer; and/or a dielectric layer. These one or more layers of material may be formed on or over a substrate, for example.
- In at least one exemplary embodiment, one or more processes utilized may include a patterned deposition of a dielectric material. As used herein, patterning refers to one or more processes that create a predetermined shape, i.e., feature, on the surface of the substrate. For example, processes that may be utilized to form material layers of a TFT may use a combination of photoresist, laminates, and photolithography to create the desired feature or features. Using these tools and procedures provides the means for electrically separating the TFTs through the deposition and patterning of dielectric material. By contrast unpatterned deposition has no predetermined features and instead creates a continuous layer across the surface of a substrate. An unpatterned layer may comprise a blanket coated layer deposited using any number of deposition processes including, but in no way limited to, vacuum deposition processes, spin coating processes, curtain coating processes, inkjet coating processes, and the like. In this context, the term “blanket coated” may refer to any un-patterned deposition such as one that may cover a relatively small portion of a substrate, patterned using a shadow mask for example, up to and including a deposition that may cover a relatively large portion of a substrate, which may under some circumstances include an entire substrate, depending on various factors, for example. In one exemplary embodiment, a blanket coated layer may correspond to an actual surface area on the order of a few square centimeters, for example, though the actual surface area of the blanket coated layer may vary widely. In addition, the blanket coated or un-patterned layer may include a layer such that, as deposited and without further treatment, the area of the blanket coated or un-patterned layer may be substantially larger than that of a single thin-film transistor or other semiconductor component. As used herein, the un-patterned layer may include, but is in no way limited to, an oxide semiconductor material such as zinc oxide, tin oxide, indium oxide, cadmium oxide, gallium oxide, or combinations thereof, including zinc tin oxide, zinc indium oxide, indium gallium oxide, zinc indium gallium oxide, or combinations thereof, to name but a few examples.
- One or more processes or materials, such as low-temperature processes or materials may be utilized to form one or more material or component layers of a component. For example, one or more temperature sensitive materials, such as temperature sensitive substrate materials, channel layer materials or dielectric layer materials may be utilized, and this may include materials that may have characteristics such as flexibility, for example, or may include materials not suitable for use in relatively high-temperature processes. Additionally, according to various exemplary embodiments, one or more suitable processes, such as selective laser annealing; sputter deposition processes including RF (radio frequency) sputtering, DC sputtering, DC-pulsed sputtering, or reactive sputtering, wherein the substrate may be unheated or maintained at a suitably low temperature; atomic layer deposition (ALD); chemical vapor deposition processes including plasma-enhanced, electron cyclotron resonance, or inductively coupled plasma; evaporation processes, including thermal or electron-beam evaporation; or roll-coating, gravure-coating, spin-coating, dip-coating, or spray-coating, for example, may be utilized in at least one embodiment.
- In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present system and method for forming a spatially selective passivation dielectric layer. It will be apparent, however, to one skilled in the art, that the present system and method may be practiced without these specific details. Reference in the specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment. The appearance of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment.
-
FIGS. 1 and 2 illustrate the formation of an exemplary embodiment of a bottom-gate TFT formed according to the present exemplary systems and methods. According to various embodiments, the thin-film transistor (100) can form a portion of any number of electronic devices including, but in no way limited to, an active matrix display device, such as an active matrix liquid crystal display (AMLCD) device; an active matrix detection device, such as an active matrix x-ray detector device; a logic gate, such as a logic inverter; and/or an analog circuit, such as an amplifier. The thin-film transistor (100) can also be included in an optically transparent device where transparent components are used. - While
FIGS. 1 and 2 illustrate a single bottom-gate transistor, the present exemplary systems and methods may be used to form any number of semiconductor apparatuses in systematic arrays or other various configurations. As shown inFIG. 1 , the exemplary transistors (100) include a substrate (102), a gate electrode (104), a gate dielectric (106), a channel (108), a source electrode (110), and a drain electrode (112). Further, the gate dielectric (106) is positioned between the gate electrode (104) and the source and drain electrodes (110, 112) such that the gate dielectric (106) physically separates the gate electrode (104) from the source and the drain electrodes (110, 112). Additionally, the source and the drain electrodes (110, 112) are separately positioned, thereby forming a region between the source and drain electrodes (110, 112) for interposing the channel (108). Consequently, the gate dielectric (106) is positioned adjacent the channel (108) and physically separates the source and drain electrodes (110,112) from the gate electrode (104). Further, the channel (108) is positioned adjacent the gate dielectric (106) and is interposed between the source and drain electrodes (110, 112). In one exemplary embodiment of the present system and method, the channel film (108) is unpatterned and/or blanket-coated over the source (110), the drain (112), and the gate dielectric (106). Although the channel layer is illustrated as having a planar top surface the channel layer may have topography in those regions where it is disposed over patterned structures such as the source and drain electrodes. As illustrated, the channel (108) is interposed between the source and the drain electrodes (110, 112), thereby providing a path for electrical conduction between the source (110) and the drain (112). According to one exemplary embodiment the unpatterned channel (108) may be made of a semiconducting oxide material such as zinc oxide, zinc tin oxide, and other similar oxide semiconductors including, but in no way limited to, zinc oxide, tin oxide, indium oxide, gallium oxide, zinc indium oxide, zinc tin oxide, indium gallium oxide, zinc indium gallium oxide, copper oxide, silver oxide, antimony oxide, and/or combinations thereof to provide a controllable electric pathway, known as the active region, configured to controllably facilitate a movement of an electrical charge between the source and drain electrodes (110, 112) via the channel (108). - With regards to
FIGS. 1 and 2 , the substrate (102) may include, but is in no way limited to, one or more types of plastic or one or more organic substrate materials, such as polyimides (PI), including KAPTON®; polyethylene terephthalates (PET); polyethersulfones (PES); polyetherimides (PEI); polycarbonates (PC); polyethylenenaphthalates (PEN); acrylics, including acrylates and methacrylates, such as polymethylmethacrylates (PMMA); or combinations thereof. Additionally, according to one exemplary embodiment, the substrate (102) may also comprise one or more inorganic materials, including silicon, silicon dioxide, one or more types of glass, quartz, sapphire, stainless steel and metal foils, including foils of aluminum or copper an including anodizable metal foils, or a variety of other suitable materials. Further, in at least one exemplary embodiment, wherein a substrate material is substantially comprised of one or more metals or other conductive materials, an insulator layer may be utilized in addition to the one or more metals or other conductive materials to form the substrate. A choice of substrate materials may determine certain characteristics or tolerances that may influence the available semiconductor fabrication processes that are suitable for use with a particular substrate material. For example, according to one exemplary embodiment, organic substrate materials may be more sensitive to heat and as such may be more suitable for use with lower temperature processes than those that may be suitable for use with inorganic substrates under certain circumstances. Choice of substrate material may depend on a variety of factors including, but in no way limited to, heat sensitivity, cost, flexibility, durability, resistance to failure, surface morphology, chemical stability, optical transparency, barrier properties, etc. -
FIG. 2 is a cross-sectional side view of the exemplary thin film transistor (200) ofFIG. 1 including a patterned dielectric (214) and an unpatterned dielectric (216) formed on the unpatterned channel layer (108), according to one exemplary embodiment. According to the present exemplary systems and methods, a patterned dielectric (214) may be deposited on the channel (108) back-side of the TFT, to define the active device region of the unpatterned channel (108). As used herein, and in the appended claims, the term “channel back-side” is meant to be understood as the side of the unpatterned channel layer (108) opposite the gate dielectric (106). - The patterned dielectric (214) is electrically and chemically compatible with the channel layer (108) material, and ensures that the necessary electrical functionality of the active region is maintained. The function performed by the patterned dielectric (214) may be referred to as passivation of the TFT channel layer (108). After deposition of the patterned dielectric (214), a second dielectric (216) is deposited over the patterned dielectric (214) and the exposed portions of the unpatterned channel layer (108); the second dielectric (216) serves to “deactivate” the portions of the unpatterned channel layer (108) that are not covered (passivated) by the patterned dielectric (214).
- For TFTs based on zinc tin oxide and other similar oxide semiconductors (e.g., zinc oxide, tin oxide, indium oxide, gallium oxide, zinc indium oxide, indium gallium oxide, zinc indium gallium oxide, combinations thereof, etc.), and for TFTs in general, the performance of the device is highly dependent on the nature of the channel back-side (i.e., the side opposite the gate dielectric) interface. Certain back-side passivation dielectrics provide for excellent device performance, referred to here as “good” passivation dielectrics, while others can effectively destroy device functionality, referred to herein as “poor” passivation dielectrics. This difference in performance, dependent on the selected back-side passivation dielectric, can be used to “electrically” pattern the unpatterned channel film (108) without the use of conventional “physical” patterning (e.g., photolithography, etch, lift-off, etc.) of the channel material, as described below.
- The localized channel film deactivation provided by interaction with the electrically “poor” second dielectric (216) occurs in regions where the second dielectric is in contact with the unpatterned channel film (108), and generally includes rendering the channel film in these regions highly resistive and reducing the ability to induce free carriers via the field effect. Such “deactivation” may be a result of one or more of several possible mechanisms, including, but in no way limited to, (1) mid-bandgap trap states at the channel (108)/second dielectric (216) interface, and (2) mid-bandgap trap states in the channel (108) bulk (due, for example, to chemical reaction between the channel (108) and the second dielectric (216), e.g., diffusion of one or more components of the second dielectric (216) into the channel (108), and/or vice versa); in both cases, the mid-bandgap states immobilize (trap) otherwise mobile carriers (e.g., electrons) in the film, thereby preventing their participation in conduction within the effected portion(s) of the channel layer (108).
- As noted above, suitable materials for the “good” patterned dielectric layer (214) that is patterned to define and protect device regions may include materials that are known to act as good TFT gate dielectric materials. As used in the present specification, and in the appended claims, the term “good” used in context with a dielectric material defines a back-side passivation dielectric that does not electrically interfere with the desired function of a TFT channel during device operation, and effectively protects the TFT from the deactivating features of the electrically “poor” second dielectric (216). Examples of possible candidates for “good” passivation dielectric (214) materials include materials know to provide reasonable gate dielectrics, such as, but in no way limited to, silicon oxides (SiOx), silicon nitrides (SiNx), aluminum oxides (AlOx), hafnium oxides (HfOx), tantalum oxides (TaOx), and combinations thereof; other exemplary candidates include, but are not limited to germanium oxides (GeOx), calcium fluorides (CaFx), and strontium fluorides (SrFx).
- In contrast to the above mentioned “good” passivation dielectric layer (214), materials suitable for the electrically “poor” second dielectric (216) material layer are configured to provide “deactivation” of the unpatterned oxide semiconductor channel layer (108), as described above. As used in the present specification, and the appended claims, the term “poor” when used in context with a dielectric material defines a dielectric that, when placed in contact with the channel layer (108), results in negligible channel conduction for any voltage within the range of interest for a particular device, thus effectively “deactivating” any portion of the unpatterned channel region in contact with the electrically “poor” second dielectric (216). According to one exemplary embodiment, suitable candidates for the “poor” dielectric material layer are configured to provide “deactivation” of the oxide semiconductor channel layer, as described above. Specifically according to a zinc tin oxide embodiment (with composition corresponding to a Zn:Sn ratio of about 2:1), the application of zinc sulfide or cerium oxide to the channel (108) back surface effectively “deactivates” the TFT channel. Alternative materials may also be used to provide this effect including, but in no way limited to, sulfides such as barium sulfide or strontium sulfide. In regions where this unpatterned dielectric (216) contacts the unpatterned channel layer (108), the channel layer (108) is electrically “deactivated”. In an alternate process, a partial etching, plasma treatment, or similar process may be employed to effectively “damage” the portions of the unpatterned channel surface (108) that remain exposed after deposition and patterning of the patterned dielectric (214). Following this step, second dielectric (216) is deposited to cap the “deactivated” channel regions and to act as an interlevel dielectric. In this exemplary process, the patterned dielectric layer (214) protects the underlying channel layer (108), corresponding to TFT active regions, from electrical “deactivation” during the partial etching or similar process.
- Though the exemplary TFT (200) has been described above with regard to a particular structure, it should be noted that the thin-film transistors may be of any type or structure, including but not limited to, horizontal, vertical, coplanar electrode, staggered electrode, top-gate, bottom-gate, single-gate, and double-gate, to name but a few. As used herein, a “coplanar electrode configuration” is meant to be understood as any transistor structure where the source and drain electrodes are positioned on the same side of the channel layer as is the gate electrode. Further, as used herein, a “staggered electrode configuration” is meant to be understood as any transistor structure where the source and drain electrodes are positioned on the opposite side of the channel layer as is the gate electrode.
- Further, while the present exemplary system and method are described herein in the context of a thin-film transistor (TFT), the one or more material or component layers, in combination with one or more other material or component layers may form any number of electrical components including, but in no way limited to thin-film transistors (TFTs), capacitors, diodes, resistors, photovoltaic cells, insulators, conductors, optically active components, or the like. Components such as TFTs, in particular, may, for example, be utilized in components including smart packages and display components including, for example, radio frequency identification (RFID) tags and electroluminescent and liquid crystal displays (LCD), such as active matrix liquid crystal display (AMLCD) devices, for example.
-
FIG. 3 illustrates a cross-sectional view of an exemplary semiconductor device array structure (300), according to one exemplary embodiment. With regard toFIG. 3 , the exemplary array structure (300) may include a first layer (310), such as a substrate layer. Similar to the substrate layers previously described, the first layer (310) may include, but is in no way limited to, one or more types of plastic or one or more organic substrate materials such as polyimides (PI), including KAPTON®; polyethylene terephthalates (PET); polyethersulfones (PES); polyetherimides (PEI); polycarbonates (PC); polyethylenenaphthalates (PEN); acrylics, including acrylates, and methacrylates, such as polymethylmethacrylates (PMMA); or combinations thereof. Alternatively, the first layer (310) may include, but is no way limited to, one or more inorganic materials, including silicon, silicon dioxide, one or more types of glass, stainless steel and metal foils, including foils of aluminum and copper. Additionally, in at least one exemplary embodiment, wherein the first layer (310) includes one or more metals or other conductive materials, an insulator layer (not shown) may be utilized in addition to the one or more metals or other conductive materials to form a first layer (310). - Further, as illustrated in
FIG. 3 , the exemplary array structure (300) includes a first gate electrode (320) and a second gate electrode (325). The exemplary array structure (300) may further include a second layer (330), such as a gate insulator layer, which may comprise silicon dioxide or other materials including, but in no way limited to, inorganic dielectrics such as zirconium oxide, tantalum oxide, yttrium oxide, lanthanum oxide, silicon oxide, aluminum oxide, hafnium oxide, barium zirconate titanate, barium strontium titanate, silicon nitride, or silicon oxynitride, as just a few examples. In addition, the second layer (330) may include organic dielectrics such as curable monomers, including UV curable acrylic monomers, UV curable monomers, thermal curable monomers; acrylic polymers; polymer solutions such as melted polymers or oligomer solutions; poly methyl methacrylate, poly vinylphenol; benzocyclobutene; or one or more polyimides, to name but a few examples. According to one exemplary embodiment, the second layer (330) may have a thickness that may under some circumstance be in a range of approximately 20 to 1000 nm. Also, the second layer (330) may under some circumstance comprise multiple sub-layers, including one or more inorganic dielectric or organic dielectric layers, though other exemplary materials may be used to form a gate insulator layer. - Moreover, as illustrated in
FIG. 3 , the exemplary array structure (300) may further include an un-patterned and/or blanket coated channel layer (340), as described previously. According to one exemplary embodiment, the un-patterned channel layer (340) of the exemplary array structure (300) may further include a first and a second source electrode (350, 355) and a first and a second drain electrode (360, 365), as shown. The source (350, 355) and drain electrodes (360, 365) may be formed within the same un-patterned channel layer (340) that includes semiconductive active or operational regions or may be formed in an adjacent patterned layer of suitable conductive material. Although other materials may be used, the first and second source electrodes (350, 355) and the first and second drain electrodes (360, 365) may comprise a conductive oxide material such as n-type doped indium oxide, tin oxide, zinc oxide, or the like, or a metal such as aluminum, silver, copper, gold, titanium, tantalum, chromium, nickel, molybdenum, tungsten, or the like. - According to one exemplary embodiment, the first gate electrode (320), the first source electrode (350), the first drain electrode (360), and the gate dielectric layer (330), may function as a first transistor (370) of the exemplary array structure (300), such that the semiconductive active region defined by the gate, source and drain electrodes may function as a channel region. Likewise, the second gate electrode (325), the second source electrode (355), the second drain electrode (365), and the gate insulator layer (330), may function as a second transistor (375), such that the second semiconductive active or operational region may function as a second channel region. As illustrated, the exemplary array structure (300) may achieve effective electrical isolation between the first transistor (370) and the second transistor (375) by depositing patterned “good” passivation dielectrics (380, 385) over the active or operational regions, and depositing an unpatterned layer of “poor” dielectric (390) between them, thereby electrically isolating the first and second transistors as discussed above.
-
FIG. 4 illustrates an exemplary method for using patterned passivation dielectric to cause spatially selective activation/deactivation of an unpatterned TFT channel film, according to one exemplary embodiment. As illustrated inFIG. 4 , the exemplary method begins by first preparing a substrate to receive gate electrodes (step 400). Once the substrate is prepared, interconnect lines and gate electrodes may be formed by any number of known formation methods (step 410). The dielectric layer acting as a gate dielectric may then be formed as a film over the desired substrate and electrodes (step 420). With the gate dielectric layer formed, desired source and drain electrodes and interconnect lines may be formed using any suitable formation method (step 430). An unpatterned channel layer is then formed (step 440) over the source and drain electrodes, as well as the exposed gate dielectric. Next, a patterned layer of passivation dielectric is deposited to protect the active or operational regions of the device (450). With the patterned dielectric deposited, the user may optionally configure the manufacturing process to include a step to chemically modify the channel film's surface (step 460). If a chemical modification is desired (YES, step 460) it may be done by performing a partial etching, plasma process, or the like to damage the surface of the channel film in such a way as to “deactivate” the channel in the exposed regions (step 465). The last step of the present exemplary method calls for an unpatterned passivation dielectric layer to be formed (step 470), thereby deactivating the interfacing channel layer. Further details of each of the above-mentioned steps will be described in further detail below. - As illustrated, the above-mentioned method begins by first preparing the desired substrate to receive gate electrodes (step 400). According to one exemplary embodiment, any number of the above-mentioned components may be formed on the desired substrate to form an integrated circuit, prior to the deposition of the gate dielectric layer. More specifically, according to one exemplary embodiment, all or part of an active matrix display backplane may be formed on the desired substrate prior to deposition of the gate dielectric layer.
- Once the substrate is prepared, interconnect lines and gate electrodes may be formed by any number of known formation methods including, but in no way limited to, vacuum deposition, inkjet printing, microcontact printing, photolithography, imprint lithography, laser ablation, laser annealing, thermal annealing, and the like (step 410).
- Upon completion of the control lines and gate electrodes, the gate dielectric layer is formed on the desired substrate (step 420). According to one exemplary embodiment, the formation of the gate dielectric layer on the desired substrate may be performed by any appropriate deposition processes including, but in no way limited to, a vacuum deposition process. More particularly, appropriate vacuum deposition processes that may be used include, but are in no way limited to, RF (radio frequency) sputtering, DC sputtering, DC-pulsed sputtering, reactive sputtering, thermal evaporation, electron-beam evaporation, chemical vapor deposition (CVD), or atomic layer deposition (ALD). Additionally, according to one exemplary embodiment, it may be useful to form a multi-layer stack, e.g., two or more layers of different dielectrics, with the multi-layer stack comprising the gate dielectric layer.
- According to one exemplary embodiment, the gate dielectric layer may be formed using sputter deposition at a sufficiently low power so as to avoid appreciable substrate heating, thereby maintaining compatibility with low-cost, low-temperature flexible substrate materials; alternatively, active cooling may be employed to maintain a desired substrate temperature. In addition, the deposition of the gate dielectric layer may be carried out with a heated or unheated substrate, in an approximately 90% argon and 10% oxygen environment and at a pressure of approximately 5 mTorr, for example.
- As mentioned previously, the gate dielectric layer may be formed from any number of materials including, but in no way limited to, inorganic dielectrics such as silicon oxide, zirconium oxide, tantalum oxide, yttrium oxide, lanthanum oxide, silicon oxide, aluminum oxide, hafnium oxide, barium zirconate titanate, barium strontium titanate, silicon nitride, or silicon oxynitride. In addition, the gate dielectric layer may include organic dielectrics such as curable monomers, including UV curable acrylic monomers, UV curable monomers, thermal curable monomers; acrylic polymers; polymer solutions such as melted polymers or oligomer solutions; poly methyl methacrylate, poly vinylphenol; benzocyclobutene; or one or more polyimides, to name but a few examples. Also, the gate dielectric layer may under some circumstance comprise multiple sub-layers, including one or more inorganic dielectric or organic dielectric layers, though other materials may be used to form a gate insulator layer and will be understood by one of ordinary skill. According to one exemplary embodiment the gate dielectric may comprise aluminum oxide with a thickness of about 50-500 nm.
- Source and drain electrodes are formed on the surface of the unpatterned gate dielectric layer (step 430) using any of the same methods used in the formation of the gate electrodes or gate dielectric, above.
- Once the source and drain electrodes have been formed (step 430), an unpatterned channel layer is deposited (step 440). This layer may be deposited by any number of known deposition methods including, but not limited to, any of the methods described above in conjunction with the deposition of the gate dielectric layer. According to one exemplary embodiment, an active or operational region is now defined in the channel by the relative alignment of drain, source and gate electrodes.
- The present system and method continue by forming a patterned passivation dielectric (step 450). The passivation dielectric is deposited over the channel film and patterned so as to cover only the intended active or operational regions (the TFT channel regions). This can be done using deposition and patterning techniques as describe above and including, but not limited to, photolithography, imprint lithography, laser ablation, microcontact printing, inkjet printing, various vacuum deposition methods, and the like.
- After the first passivation dielectric layer has been deposited (step 450) the user may optionally configure the manufacturing process to include a step to chemically modify the channel film's surface (step 460). If a chemical modification is desired (YES, step 460) it may be done by performing a partial etching or the like to damage the surface of the channel film in such a way as to deactivate the channel (step 465). This is an optional step, but may be used in order to further ensure the electrical isolation of the thin-film devices.
- The final step of processing requires a second unpatterned passivation dielectric to be deposited over the surface of the device (step 470). The second unpatterned passivation dielectric is blanket coat deposited, which may be accomplished using any number of methods including, but not limited to, vacuum deposition processes, spin coating processes, curtain coating processes, inkjet coating processes, and the like. The patterned passivation dielectric protects device regions, while the exposed portions of the channel film are “deactivated” due to interaction with the unpatterned passivation dielectric and/or chemical modification in
optional step 465. - For ease of explanation, the above description of
FIG. 4 generally illustrates the steps of an exemplary formation method. However, any number of additional steps currently used in TFT processing may be used including, but in no way limited to thermal annealing steps, impurity doping, and the like. - As mentioned previously, the above-mentioned method provides for electrically patterning an unpatterned channel region. Additionally, the step of coating an unpatterned dielectric layer over the patterned passivation dielectric layer and the unpatterned channel layer electrically isolates adjacent TFT's.
- In conclusion, the present exemplary system and method for spatially selecting the active/inactive regions of an unpatterned TFT channel film employs a process that may simplify the process of electrically isolating TFTs, by providing an alternative to the direct patterning of the TFT channel layer. The present exemplary system offers multiple advantages over the current technology. First, the disclosed system and method adds process latitude/flexibility in fabricating circuits based on oxide semiconductor TFTs, especially on low-temperature flexible substrates. Second, physical patterning of the channel film may be avoided by patterning an overlying dielectric layer as disclosed above. While not advantageous in all cases, it may often be preferable to avoid direct physical patterning, such as via conventional etch processes, of the relatively sensitive channel layer.
- The preceding description has been presented only to illustrate and describe exemplary embodiments of the present system and method. It is not intended to be exhaustive or to limit the system and method to any precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the system and method be defined by the following claims.
Claims (23)
1. A thin-film device comprising:
a plurality of thin-film device components defining an operational region of said thin-film device;
an unpatterned channel portion disposed adjacent to said plurality of thin-film device components; and
a patterned passivation dielectric selectively disposed on said unpatterned channel portion to electrically pattern an active region of said unpatterned channel portion.
2. The thin-film device of claim 1 , wherein said patterned passivation dielectric comprises:
a first dielectric disposed adjacent to said unpatterned channel portion at said operational region, said first dielectric being configured to provide an electrically good interface with said unpatterned channel portion; and
a second dielectric disposed over said first dielectric and over exposed portions of said unpatterned channel, said second dielectric being configured to provide an electrically poor interface with said unpatterned channel portion.
3. The thin-film device of claim 2 , wherein said unpatterned channel portion comprises an oxide semiconductor material.
4. The thin-film device of claim 3 , wherein said oxide semiconductor material comprises a zinc tin oxide.
5. The thin-film device of claim 4 , wherein said zinc tin oxide comprises a composition characterized by a Zn:Sn atomic ratio of about 2:1.
6. The thin-film device of claim 3 , wherein said oxide semiconductor comprises one of zinc oxide, tin oxide, indium oxide, gallium oxide, zinc tin oxide, zinc indium oxide, tin indium oxide, indium gallium oxide, zinc gallium oxide, or zinc indium gallium oxide.
7. The thin-film device of claim 3 , wherein said first dielectric comprises one of a silicon oxide, a silicon nitride, an aluminum oxide, a hafnium oxide, a tantalum oxide, a germanium oxide, a calcium fluoride, or a strontium fluoride.
8. The thin-film device of claim 2 , wherein said second dielectric deactivates portions of said unpatterned channel portion not covered by said first dielectric.
9. The thin-film device of claim 3 , wherein said second dielectric comprises one of zinc sulfide, cerium oxide, barium sulfide, or strontium sulfide.
10. A method of spatially selecting active and inactive regions of a thin-film device channel film comprising disposing a patterned passivation dielectric on an unpatterned channel layer, wherein said patterned passivation dielectric includes at least two passivation dielectrics.
11. The method of claim 10 , wherein said at least two passivation dielectrics comprise:
a first dielectric disposed adjacent to said unpatterned channel layer to define an active region of said thin-film device, said first dielectric being configured to provide a electrically good interface with said unpatterned channel layer; and
a second dielectric disposed over said first dielectric and over exposed portions of said unpatterned channel layer, said second dielectric being configured to provide an electrically poor interface with said unpatterned channel layer.
12. The method of claim 11 , wherein said unpatterned channel film comprises an unpatterned oxide semiconductor film.
13. The method of claim 11 , wherein said thin-film device further comprises forming at least one embedded electrode and a plurality of vias configured to enable device operation.
14. The method of claim 11 , wherein said spatially selecting of active and inactive regions further comprises patterning said first dielectric.
15. The method of claim 14 , wherein said first dielectric layer defines, covers, and protects the active device regions of said thin-film device.
16. The method of claim 11 , wherein said spatially selecting of active and inactive regions further comprises disposing an unpatterned second dielectric layer on said first dielectric.
17. A method of spatially defining active and inactive regions of an unpatterned thin-film device channel film comprising:
disposing at least two passivation dielectrics adjacent to said unpatterned thin-film device channel film; and
selectively damaging areas of said unpatterned channel film.
18. The method of claim 17 , further comprising forming one or more embedded electrodes and vias configured to enable device operation.
19. The method of claim 17 , wherein said spatially defining active and inactive regions further comprises patterning one of said at least two passivation dielectrics.
20. The method of claim 19 , wherein said patterned passivation dielectric layer defines, covers, and protects at least one active device region of said thin-film device.
21. The method of claim 17 , wherein said patterned damaging of said unpatterned channel film further comprises chemically modifying a surface of said unpatterned channel film after a deposition of said patterned passivation dielectric layer.
22. The method of claim 21 , wherein chemically modifying a surface of said unpatterned channel film deactivates a portion of said unpatterned channel film.
23. The method of claim 19 , wherein said spatially defining active and inactive regions further comprises disposing an unpatterned passivation dielectric layer on top of said patterned passivation dielectric layer.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/496,768 US20080023703A1 (en) | 2006-07-31 | 2006-07-31 | System and method for manufacturing a thin-film device |
TW096126333A TWI416734B (en) | 2006-07-31 | 2007-07-19 | System and method for manufacturing a thin-film device |
PCT/US2007/074397 WO2008016818A2 (en) | 2006-07-31 | 2007-07-26 | System and method for manufacturing a thin-film device |
US12/375,660 US8101947B2 (en) | 2006-07-31 | 2007-07-26 | System and method for manufacturing a thin-film device |
EP07813375.8A EP2050141B1 (en) | 2006-07-31 | 2007-07-26 | System and method for manufacturing thin-film transistors |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/496,768 US20080023703A1 (en) | 2006-07-31 | 2006-07-31 | System and method for manufacturing a thin-film device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080023703A1 true US20080023703A1 (en) | 2008-01-31 |
Family
ID=38669003
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/496,768 Abandoned US20080023703A1 (en) | 2006-07-31 | 2006-07-31 | System and method for manufacturing a thin-film device |
US12/375,660 Active 2027-10-01 US8101947B2 (en) | 2006-07-31 | 2007-07-26 | System and method for manufacturing a thin-film device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/375,660 Active 2027-10-01 US8101947B2 (en) | 2006-07-31 | 2007-07-26 | System and method for manufacturing a thin-film device |
Country Status (4)
Country | Link |
---|---|
US (2) | US20080023703A1 (en) |
EP (1) | EP2050141B1 (en) |
TW (1) | TWI416734B (en) |
WO (1) | WO2008016818A2 (en) |
Cited By (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080191204A1 (en) * | 2007-02-09 | 2008-08-14 | Samsung Electronics Co., Ltd. | Thin film transistors and methods of manufacturing the same |
US20080277663A1 (en) * | 2007-05-08 | 2008-11-13 | Samsung Electronics Co., Ltd. | Thin film transistor and method of manufacturing the same |
US20090035899A1 (en) * | 2007-07-31 | 2009-02-05 | Gregory Herman | Microelectronic device |
US20090108304A1 (en) * | 2007-10-26 | 2009-04-30 | Tse Nga Ng | Protecting semiconducting oxides |
US20090155940A1 (en) * | 2007-12-18 | 2009-06-18 | Samsung Mobile Display Co., Ltd. | Method of manufacturing thin film transistor and method of manufacturing organic light emitting display having thin film transistor |
US20090230389A1 (en) * | 2008-03-17 | 2009-09-17 | Zhizhang Chen | Atomic Layer Deposition of Gate Dielectric Layer with High Dielectric Constant for Thin Film Transisitor |
EP2144294A1 (en) | 2008-07-08 | 2010-01-13 | Samsung Mobile Display Co., Ltd. | Thin film transistor, method of manufacturing the same and flat panel display device having the same |
US20100051938A1 (en) * | 2008-08-28 | 2010-03-04 | Canon Kabushiki Kaisha | Amorphous oxide semiconductor and thin film transistor using the same |
US20100102312A1 (en) * | 2008-10-24 | 2010-04-29 | Shunpei Yamazaki | Oxide semiconductor, thin film transistor, and display device |
US20100144088A1 (en) * | 2008-12-05 | 2010-06-10 | Electronics And Telecommunications Research Institute | Method for forming metal oxide and method for forming transistor structure with the same |
US20100176393A1 (en) * | 2009-01-09 | 2010-07-15 | Samsung Electronics Co., Ltd. | Oxide semiconductor and thin film transistor including the same |
CN102024842A (en) * | 2009-09-22 | 2011-04-20 | 三星移动显示器株式会社 | Display and method for manufacturing the same |
US20110089417A1 (en) * | 2009-10-21 | 2011-04-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US20110095342A1 (en) * | 2009-10-23 | 2011-04-28 | Palo Alto Research Center Incorporated | Printed Material Constrained By Well Structures And Devices Including Same |
US20120043548A1 (en) * | 2009-02-09 | 2012-02-23 | Sony Corporation | Thin film transistor and display unit |
CN102473735A (en) * | 2009-07-31 | 2012-05-23 | 株式会社半导体能源研究所 | Semiconductor device and method for manufacturing the same |
US20120280227A1 (en) * | 2009-11-27 | 2012-11-08 | Hironori Wakana | Oxide semiconductor device and method of manufacturing the same |
US20120305914A1 (en) * | 2009-03-27 | 2012-12-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, display device, and electronic appliance |
US8653516B1 (en) * | 2012-08-31 | 2014-02-18 | Eastman Kodak Company | High performance thin film transistor |
US20140145243A1 (en) * | 2012-11-26 | 2014-05-29 | Triquint Semiconductor, Inc. | Group iii-nitride-based transistor with gate dielectric including a fluoride - or chloride- based compound |
US8822988B2 (en) * | 2009-03-31 | 2014-09-02 | Hewlett-Packard Development Company, L.P. | Thin-film transistor (TFT) with a bi-layer channel |
US8828794B2 (en) * | 2011-03-11 | 2014-09-09 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing semiconductor device |
CN104091809A (en) * | 2014-06-26 | 2014-10-08 | 京东方科技集团股份有限公司 | Array substrate, preparation method of array substrate, LCD and display device |
US8890139B2 (en) | 2011-10-19 | 2014-11-18 | Samsung Display Co., Ltd. | Solution composition for passivation layer, thin film transistor array panel, and manufacturing method for thin film transistor array panel |
US20140339536A1 (en) * | 2013-05-14 | 2014-11-20 | Applied Materials, Inc. | Tft with insert in passivation layer or etch stop layer |
WO2015000884A1 (en) * | 2013-07-01 | 2015-01-08 | Plastic Logic Limited | Supressing leakage currents in a multi-tft device |
US9097093B1 (en) * | 2012-01-06 | 2015-08-04 | Cavin B. Frost | Downhole chemical treatment assembly for use in a downhole wellbore |
US20160365455A1 (en) * | 2013-05-09 | 2016-12-15 | National Institute For Materials Science | Thin-Film Transistor and Method for Manufacturing Same |
US9711350B2 (en) | 2015-06-03 | 2017-07-18 | Asm Ip Holding B.V. | Methods for semiconductor passivation by nitridation |
US10332988B2 (en) * | 2017-11-21 | 2019-06-25 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Back-channel-etched TFT substrate and manufacturing method thereof |
EP3675151A4 (en) * | 2017-08-22 | 2021-05-12 | Boe Technology Group Co., Ltd. | Thin film transistor and manufacturing method therefor, and electronic device |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5305630B2 (en) | 2006-12-05 | 2013-10-02 | キヤノン株式会社 | Manufacturing method of bottom gate type thin film transistor and manufacturing method of display device |
US8187795B2 (en) * | 2008-12-09 | 2012-05-29 | The Board Of Trustees Of The University Of Illinois | Patterning methods for stretchable structures |
US9911857B2 (en) * | 2010-10-29 | 2018-03-06 | Cbrite Inc. | Thin film transistor with low trap-density material abutting a metal oxide active layer and the gate dielectric |
JP6106024B2 (en) | 2013-05-21 | 2017-03-29 | 株式会社ジャパンディスプレイ | Thin film transistor manufacturing method and thin film transistor |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5384271A (en) * | 1993-10-04 | 1995-01-24 | General Electric Company | Method for reduction of off-current in thin film transistors |
US6498114B1 (en) * | 1999-04-09 | 2002-12-24 | E Ink Corporation | Method for forming a patterned semiconductor film |
US7078279B2 (en) * | 2003-10-10 | 2006-07-18 | Lg.Philips Lcd Co., Ltd. | Manufacturing method of a thin film transistor array substrate |
US7078322B2 (en) * | 2001-11-29 | 2006-07-18 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a thin film transistor |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1052568C (en) * | 1992-07-06 | 2000-05-17 | 株式会社半导体能源研究所 | Semiconductor device and method for forming the same |
TW574753B (en) * | 2001-04-13 | 2004-02-01 | Sony Corp | Manufacturing method of thin film apparatus and semiconductor device |
US20050017244A1 (en) * | 2003-07-25 | 2005-01-27 | Randy Hoffman | Semiconductor device |
KR100592278B1 (en) | 2004-06-08 | 2006-06-21 | 삼성에스디아이 주식회사 | Thin film transistor and flat panel display device having same |
US7382421B2 (en) | 2004-10-12 | 2008-06-03 | Hewlett-Packard Development Company, L.P. | Thin film transistor with a passivation layer |
US20060220023A1 (en) | 2005-03-03 | 2006-10-05 | Randy Hoffman | Thin-film device |
US20060197092A1 (en) | 2005-03-03 | 2006-09-07 | Randy Hoffman | System and method for forming conductive material on a substrate |
US20080303037A1 (en) * | 2007-06-04 | 2008-12-11 | Irving Lyn M | Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby |
-
2006
- 2006-07-31 US US11/496,768 patent/US20080023703A1/en not_active Abandoned
-
2007
- 2007-07-19 TW TW096126333A patent/TWI416734B/en not_active IP Right Cessation
- 2007-07-26 EP EP07813375.8A patent/EP2050141B1/en active Active
- 2007-07-26 WO PCT/US2007/074397 patent/WO2008016818A2/en active Application Filing
- 2007-07-26 US US12/375,660 patent/US8101947B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5384271A (en) * | 1993-10-04 | 1995-01-24 | General Electric Company | Method for reduction of off-current in thin film transistors |
US6498114B1 (en) * | 1999-04-09 | 2002-12-24 | E Ink Corporation | Method for forming a patterned semiconductor film |
US7078322B2 (en) * | 2001-11-29 | 2006-07-18 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a thin film transistor |
US7078279B2 (en) * | 2003-10-10 | 2006-07-18 | Lg.Philips Lcd Co., Ltd. | Manufacturing method of a thin film transistor array substrate |
Cited By (79)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080191204A1 (en) * | 2007-02-09 | 2008-08-14 | Samsung Electronics Co., Ltd. | Thin film transistors and methods of manufacturing the same |
US8143678B2 (en) * | 2007-02-09 | 2012-03-27 | Samsung Electronics Co., Ltd | Thin film transistors having multi-layer channel |
US20110042669A1 (en) * | 2007-02-09 | 2011-02-24 | Sun-Il Kim | Thin film transistors and methods of manufacturing the same |
US8558323B2 (en) | 2007-02-09 | 2013-10-15 | Samsung Electronics Co., Ltd | Thin film transistors having multi-layer channel |
US20080277663A1 (en) * | 2007-05-08 | 2008-11-13 | Samsung Electronics Co., Ltd. | Thin film transistor and method of manufacturing the same |
US20090035899A1 (en) * | 2007-07-31 | 2009-02-05 | Gregory Herman | Microelectronic device |
US8058096B2 (en) * | 2007-07-31 | 2011-11-15 | Hewlett Packard Development Company, L.P. | Microelectronic device |
US20090108304A1 (en) * | 2007-10-26 | 2009-04-30 | Tse Nga Ng | Protecting semiconducting oxides |
US8258021B2 (en) * | 2007-10-26 | 2012-09-04 | Palo Alto Research Center Incorporated | Protecting semiconducting oxides |
US8497506B2 (en) | 2007-10-26 | 2013-07-30 | Palo Alto Research Center Incorporated | Protecting semiconducting oxides |
US9240487B2 (en) * | 2007-12-18 | 2016-01-19 | Samsung Display Co., Ltd. | Method of manufacturing thin film transistor and method of manufacturing organic light emitting display having thin film transistor |
US20090155940A1 (en) * | 2007-12-18 | 2009-06-18 | Samsung Mobile Display Co., Ltd. | Method of manufacturing thin film transistor and method of manufacturing organic light emitting display having thin film transistor |
US20090230389A1 (en) * | 2008-03-17 | 2009-09-17 | Zhizhang Chen | Atomic Layer Deposition of Gate Dielectric Layer with High Dielectric Constant for Thin Film Transisitor |
US8728862B2 (en) | 2008-07-08 | 2014-05-20 | Samsung Display Co., Ltd. | Thin film transistor, method of manufacturing the same and flat panel display device having the same |
US8193535B2 (en) | 2008-07-08 | 2012-06-05 | Samsung Mobile Display Co., Ltd. | Thin film transistor, including compound semiconductor oxide, method of manufacturing the same and flat panel display device having the same |
EP2144294A1 (en) | 2008-07-08 | 2010-01-13 | Samsung Mobile Display Co., Ltd. | Thin film transistor, method of manufacturing the same and flat panel display device having the same |
US8178884B2 (en) | 2008-07-08 | 2012-05-15 | Samsung Mobile Display Co., Ltd. | Thin film transistor including compound semiconductor oxide, method of manufacturing the same and flat panel display device having the same |
EP2159844A3 (en) * | 2008-08-28 | 2010-05-19 | Canon Kabushiki Kaisha | Amorphous oxide semiconductor and thin film transistor using the same |
US20100051938A1 (en) * | 2008-08-28 | 2010-03-04 | Canon Kabushiki Kaisha | Amorphous oxide semiconductor and thin film transistor using the same |
US8426243B2 (en) | 2008-08-28 | 2013-04-23 | Canon Kabushiki Kaisha | Amorphous oxide semiconductor and thin film transistor using the same |
US8129718B2 (en) | 2008-08-28 | 2012-03-06 | Canon Kabushiki Kaisha | Amorphous oxide semiconductor and thin film transistor using the same |
US20100102312A1 (en) * | 2008-10-24 | 2010-04-29 | Shunpei Yamazaki | Oxide semiconductor, thin film transistor, and display device |
US9136389B2 (en) * | 2008-10-24 | 2015-09-15 | Semiconductor Energy Laboratory Co., Ltd. | Oxide semiconductor, thin film transistor, and display device |
US20100144088A1 (en) * | 2008-12-05 | 2010-06-10 | Electronics And Telecommunications Research Institute | Method for forming metal oxide and method for forming transistor structure with the same |
US8207530B2 (en) | 2009-01-09 | 2012-06-26 | Samsung Electronics Co., Ltd. | Oxide semiconductor and thin film transistor including the same |
US20100176393A1 (en) * | 2009-01-09 | 2010-07-15 | Samsung Electronics Co., Ltd. | Oxide semiconductor and thin film transistor including the same |
US20120043548A1 (en) * | 2009-02-09 | 2012-02-23 | Sony Corporation | Thin film transistor and display unit |
US8497504B2 (en) * | 2009-02-09 | 2013-07-30 | Sony Corporation | Thin film transistor and display unit |
US9184189B2 (en) * | 2009-03-27 | 2015-11-10 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, display device, and electronic appliance |
US20140302639A1 (en) * | 2009-03-27 | 2014-10-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, display device, and electronic appliance |
US20120305914A1 (en) * | 2009-03-27 | 2012-12-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, display device, and electronic appliance |
CN105870127A (en) * | 2009-03-27 | 2016-08-17 | 株式会社半导体能源研究所 | Semiconductor device, display device, and electronic appliance |
TWI619220B (en) * | 2009-03-27 | 2018-03-21 | 半導體能源研究所股份有限公司 | Semiconductor device, display device, and electronic appliance |
US8759829B2 (en) * | 2009-03-27 | 2014-06-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device comprising oxide semiconductor layer as channel formation layer |
US8822988B2 (en) * | 2009-03-31 | 2014-09-02 | Hewlett-Packard Development Company, L.P. | Thin-film transistor (TFT) with a bi-layer channel |
US20180138211A1 (en) | 2009-07-31 | 2018-05-17 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing oxide semiconductor device |
US10854638B2 (en) | 2009-07-31 | 2020-12-01 | Semiconductor Energy Laboratory Co., Ltd. | Display device and method for manufacturing display device |
US10396097B2 (en) | 2009-07-31 | 2019-08-27 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing oxide semiconductor device |
US9224870B2 (en) | 2009-07-31 | 2015-12-29 | Semiconductor Energy Laboratory Co., Ltd. | Oxide semiconductor device |
US8822990B2 (en) | 2009-07-31 | 2014-09-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
CN102473735A (en) * | 2009-07-31 | 2012-05-23 | 株式会社半导体能源研究所 | Semiconductor device and method for manufacturing the same |
US11728350B2 (en) | 2009-07-31 | 2023-08-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including transistor |
US9293601B2 (en) | 2009-07-31 | 2016-03-22 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US9786689B2 (en) | 2009-07-31 | 2017-10-10 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
US11348949B2 (en) | 2009-07-31 | 2022-05-31 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
CN102024842A (en) * | 2009-09-22 | 2011-04-20 | 三星移动显示器株式会社 | Display and method for manufacturing the same |
US20110089417A1 (en) * | 2009-10-21 | 2011-04-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
JP2013243397A (en) * | 2009-10-21 | 2013-12-05 | Semiconductor Energy Lab Co Ltd | Semiconductor device |
US20110095342A1 (en) * | 2009-10-23 | 2011-04-28 | Palo Alto Research Center Incorporated | Printed Material Constrained By Well Structures And Devices Including Same |
US9029245B2 (en) | 2009-10-23 | 2015-05-12 | Palo Alto Research Center Incorporated | Printed material constrained by well structures and devices including same |
US8211782B2 (en) * | 2009-10-23 | 2012-07-03 | Palo Alto Research Center Incorporated | Printed material constrained by well structures |
US9202683B2 (en) | 2009-10-23 | 2015-12-01 | Palo Alto Research Center Incorporated | Printed material constrained by well structures and devices including same |
US8624304B2 (en) | 2009-10-23 | 2014-01-07 | Palo Alto Research Center Incorporated | Printed material constrained by well structures and devices including same |
US20120280227A1 (en) * | 2009-11-27 | 2012-11-08 | Hironori Wakana | Oxide semiconductor device and method of manufacturing the same |
US8828794B2 (en) * | 2011-03-11 | 2014-09-09 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing semiconductor device |
US10002775B2 (en) | 2011-03-11 | 2018-06-19 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing semiconductor device |
US11387116B2 (en) | 2011-03-11 | 2022-07-12 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing semiconductor device |
US10615052B2 (en) | 2011-03-11 | 2020-04-07 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing semiconductor device |
US9362136B2 (en) | 2011-03-11 | 2016-06-07 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing semiconductor device |
US8890139B2 (en) | 2011-10-19 | 2014-11-18 | Samsung Display Co., Ltd. | Solution composition for passivation layer, thin film transistor array panel, and manufacturing method for thin film transistor array panel |
US9470978B2 (en) | 2011-10-19 | 2016-10-18 | Samsung Display Co., Ltd. | Solution composition for passivation layer, thin film transistor array panel, and manufacturing method for thin film transistor array panel |
US9188867B2 (en) | 2011-10-19 | 2015-11-17 | Samsung Display Co., Ltd. | Solution composition for passivation layer, thin film transistor array panel, and manufacturing method for thin film transistor array panel |
US9097093B1 (en) * | 2012-01-06 | 2015-08-04 | Cavin B. Frost | Downhole chemical treatment assembly for use in a downhole wellbore |
US8653516B1 (en) * | 2012-08-31 | 2014-02-18 | Eastman Kodak Company | High performance thin film transistor |
US9029914B2 (en) * | 2012-11-26 | 2015-05-12 | Triquint Semiconductor, Inc. | Group III-nitride-based transistor with gate dielectric including a fluoride -or chloride- based compound |
US20140145243A1 (en) * | 2012-11-26 | 2014-05-29 | Triquint Semiconductor, Inc. | Group iii-nitride-based transistor with gate dielectric including a fluoride - or chloride- based compound |
US9825180B2 (en) * | 2013-05-09 | 2017-11-21 | National Institute For Materials Science | Thin-film transistor and method for manufacturing same |
US20160365455A1 (en) * | 2013-05-09 | 2016-12-15 | National Institute For Materials Science | Thin-Film Transistor and Method for Manufacturing Same |
CN105229794B (en) * | 2013-05-14 | 2018-12-25 | 应用材料公司 | With the TFT of insert in passivation layer or etching stopping layer |
US8975625B2 (en) * | 2013-05-14 | 2015-03-10 | Applied Materials, Inc. | TFT with insert in passivation layer or etch stop layer |
CN105229794A (en) * | 2013-05-14 | 2016-01-06 | 应用材料公司 | There is the TFT of insert in passivation layer or etching stopping layer |
US20140339536A1 (en) * | 2013-05-14 | 2014-11-20 | Applied Materials, Inc. | Tft with insert in passivation layer or etch stop layer |
US9748278B2 (en) | 2013-07-01 | 2017-08-29 | Flexenable Limited | Suppressing leakage currents in a multi-TFT device |
WO2015000884A1 (en) * | 2013-07-01 | 2015-01-08 | Plastic Logic Limited | Supressing leakage currents in a multi-tft device |
US9543325B2 (en) * | 2014-06-26 | 2017-01-10 | Boe Technology Group Co., Ltd. | Array substrate and manufacturing method thereof, liquid crystal display panel and display device |
CN104091809A (en) * | 2014-06-26 | 2014-10-08 | 京东方科技集团股份有限公司 | Array substrate, preparation method of array substrate, LCD and display device |
US9711350B2 (en) | 2015-06-03 | 2017-07-18 | Asm Ip Holding B.V. | Methods for semiconductor passivation by nitridation |
EP3675151A4 (en) * | 2017-08-22 | 2021-05-12 | Boe Technology Group Co., Ltd. | Thin film transistor and manufacturing method therefor, and electronic device |
US10332988B2 (en) * | 2017-11-21 | 2019-06-25 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Back-channel-etched TFT substrate and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
TWI416734B (en) | 2013-11-21 |
TW200818511A (en) | 2008-04-16 |
EP2050141A2 (en) | 2009-04-22 |
US20090289250A1 (en) | 2009-11-26 |
WO2008016818A3 (en) | 2008-04-10 |
WO2008016818A2 (en) | 2008-02-07 |
EP2050141B1 (en) | 2014-05-07 |
US8101947B2 (en) | 2012-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8101947B2 (en) | System and method for manufacturing a thin-film device | |
US20060197092A1 (en) | System and method for forming conductive material on a substrate | |
US10615266B2 (en) | Thin-film transistor, manufacturing method thereof, and array substrate | |
US9209026B2 (en) | Method of fabricating a thin-film device | |
KR101891841B1 (en) | Thin film transistor, method for manufacturing same, and image display device provided with thin film transistor | |
JP5110803B2 (en) | FIELD EFFECT TRANSISTOR USING OXIDE FILM FOR CHANNEL AND METHOD FOR MANUFACTURING THE SAME | |
US8395155B2 (en) | Thin film transistors having an additional floating channel and methods of manufacturing the same | |
US8389344B2 (en) | Methods of manufacturing oxide semiconductor thin film transistor | |
US9202896B2 (en) | TFT, method of manufacturing the TFT, and method of manufacturing organic light emitting display device including the TFT | |
US8258021B2 (en) | Protecting semiconducting oxides | |
US8283200B2 (en) | Manufacturing method of thin film transistor and thin film transistor, and display | |
US20060220023A1 (en) | Thin-film device | |
EP2339633B1 (en) | Method of manufacturing transistor, and of electronic device including transistor | |
US20120012840A1 (en) | Thin-film Transistor (TFT) With A Bi-layer Channel | |
TW200937534A (en) | Method for manufacturing field-effect transistor | |
US20090001432A1 (en) | Channel layer for a thin film transistor, thin film transistor including the same, and methods of manufacturing the same | |
US9704998B2 (en) | Thin film transistor and method of manufacturing the same, display substrate, and display apparatus | |
US20180197973A1 (en) | Manufacturing method of top gate thin-film transistor | |
US20190131322A1 (en) | Method for manufacturing thin-film transistor and thin-film transistor | |
US20090072225A1 (en) | Flat panel display device having organic thin film transistor and manufacturing method thereof | |
KR20110080118A (en) | Thin film transistor having etch stop multi-layers and method of manufacturing the same | |
KR20150011702A (en) | Thin film transistor, organic light emitting display apparatus including thereof, method of manufacturing for thin film transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HOFFMAN, RANDY;HERMAN, GREGORY S.;REEL/FRAME:018114/0257 Effective date: 20060728 |
|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |