US20080012106A1 - Chip package structure and fabricating method threrof - Google Patents
Chip package structure and fabricating method threrof Download PDFInfo
- Publication number
- US20080012106A1 US20080012106A1 US11/530,178 US53017806A US2008012106A1 US 20080012106 A1 US20080012106 A1 US 20080012106A1 US 53017806 A US53017806 A US 53017806A US 2008012106 A1 US2008012106 A1 US 2008012106A1
- Authority
- US
- United States
- Prior art keywords
- chip
- bonding pads
- bus bar
- inner leads
- package structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title description 16
- 238000004519 manufacturing process Methods 0.000 claims description 19
- 239000008393 encapsulating agent Substances 0.000 claims description 16
- 238000000465 moulding Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000009191 jumping Effects 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49531—Additional leads the additional leads being a wiring board
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10161—Shape being a cuboid with a rectangular active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Definitions
- the present invention relates to a semiconductor device and a fabricating method thereof. More particularly, the present invention relates to a chip package structure and a fabricating method thereof.
- IC integrated circuit
- a chip is made by the steps of wafer fabricating, IC forming, wafer sawing and so on.
- the wafer has an active surface, which generally refers to a surface having active devices of the wafer.
- a plurality of bonding pads is further disposed on the active surface of the wafer, such that the chip formed by wafer sawing is electrically connected to a carrier outward via the bonding pads.
- the carrier is, for example, a lead frame or a package substrate.
- the chip can be connected to the carrier by means of wire bonding or flip-chip bonding, such that the bonding pads of the chip are electrically connected to the contacts of the carrier, thus forming a chip package structure.
- FIG. 1A is a schematic sectional side view of a conventional chip package structure.
- FIG. 1B is a schematic top view of a portion of the members of the chip package structure in FIG. 1A .
- a conventional chip package structure 100 comprises a chip 110 , a lead frame 120 , a plurality of first bonding wires 130 , a plurality of second bonding wires 140 , a plurality of third bonding wires 150 and an encapsulant 160 .
- the chip 110 has an active surface 112 and a plurality of first bonding pads 114 and second bonding pads 116 disposed on the active surface 112 .
- the chip 110 is fixed below the lead frame 120 , and the lead frame 120 includes a plurality of inner leads 122 and a bus bar 124 .
- the inner leads 122 and the bus bar 124 are located above or below the active surface 112 of the chip 110 , and the bus bar 124 is in an annular shape.
- the first bonding pads 114 of the chip 110 have the same electric potential
- the first bonding pads 114 are, for example, ground bonding pads or power supply bonding pads
- the first bonding pads 114 of the same electric potential are respectively connected to the bus bar 124 via the first bonding wires 130
- the bus bar 124 is further connected to the corresponding portion of the inner leads. 122 via the second bonding wires 140 .
- the second bonding pads 116 of the chip 110 for transmitting signals must be connected to other corresponding inner leads 122 via the third bonding wires 150 , and the third bonding wires 150 usually have to cross a portion of the first bonding wires 130 , a portion of the second bonding wires 140 and the bus bar 124 . Therefore, the third bonding wires 150 are quite long, which is likely to make the third bonding wires 150 collapsed, thereby causing electric shorts. Or, the third bonding wires 150 may be collapsed during molding or being pulled apart by the injected encapsulant, thus causing electric broken circuits.
- An objective of the present invention is to provide a chip package structure, so as to reduce the possibility of the collapse of the bonding wires.
- Another objective of the present invention is to provide a method of fabricating the chip package structure, so as to improve the product yield of the chip package structure.
- the present invention provides a chip package structure, which comprises a chip, a lead frame, a plurality of first bonding wires and a plurality of second bonding wires.
- the chip has an active surface and a plurality of chip bonding pads disposed on the active surface.
- the lead frame fixed on the chip and the lead frame comprises a plurality of inner leads, at least one bus bar, an insulating layer and a plurality of transfer bonding pads.
- the bus bar is located between the chip bonding pads and the inner leads.
- the insulating layer is disposed on the bus bar.
- the transfer bonding pads are disposed on the insulating layer.
- the inner leads and the bus bar are located above the active surface of the chip.
- the chip and the insulating layer are located respectively on two opposite surfaces of the bus bar.
- the first bonding wires respectively connect the chip bonding pads and the transfer bonding pads.
- the second bonding wires respectively connect the transfer bonding pads and the inner leads.
- the bus bar can be in an annular shape.
- the bus bar can be in a strip shape.
- the chip package structure further comprises an encapsulant, so as to cover the active surface, the inner leads, the bus bar, the first bonding wires and the second bonding wires.
- the present invention provides a chip package structure, which comprises a chip, a lead frame, a plurality of first bonding wires and a plurality of second bonding wires.
- the chip has an active surface and a plurality of chip bonding pads disposed on the active surface.
- the lead frame comprises a die pad, a plurality of inner leads, at least one bus bar, an insulating layer and a plurality of transfer bonding pads.
- the chip is disposed on the die pad and the active surface is away from the die pad.
- the bus bar is located between the die pad and the inner leads.
- the insulating layer is disposed on the bus bar.
- the transfer bonding pads are disposed on the insulating layer.
- the first bonding wires respectively connect the chip bonding pads and the transfer bonding pads.
- the second bonding wires respectively connect the transfer bonding pads and the inner leads.
- the bus bar can be in an annular shape.
- the bus bar can be in a strip-shape.
- the chip package structure further comprises an encapsulant, so as to cover the active surface, the die pad, the inner leads, the bus bar, the first bonding wires and the second bonding wires.
- the present invention provides a method of fabricating the chip package structure, which comprises the following steps. First, a lead frame comprising a plurality of inner leads and at least one bus bar is provided. Then, an insulating layer is formed on the bus bar. Next, a plurality of transfer bonding pads is formed on the insulating layer. Afterward, a chip having an active surface and a plurality of chip bonding pads disposed on the active surface is provided. Thereafter, the chip is fixed below the lead frame, such that the inner leads and the bus bar are located above the active surface of the chip, and the chip and the insulating layer are located on two opposite surfaces of the bus bar. Next, a plurality of first bonding wires is formed to respectively connect the chip bonding pads and the transfer bonding pads. A plurality of second bonding wires is then formed to respectively connect the transfer bonding pads and the inner leads.
- the above method of fabricating the chip package structure further comprises forming an encapsulant for covering the active surface, the inner leads, the bus bar, the first bonding wires and the second bonding wires.
- the present invention provides a method of fabricating the chip package structure, which comprises the following steps. First, a lead frame comprising a die pad, a plurality of inner leads and at least one bus bar is provided, wherein the bus bar is located between the die pad and the inner leads. Then, an insulating layer is formed on the bus bar. Next, a plurality of transfer bonding pads is formed on the insulating layer. Afterward, a chip having an active surface and a plurality of chip bonding pads disposed on the active surface is provided. Thereafter, the chip is fixed on the die pad, wherein the active surface is away from the die pad. Next, a plurality of first bonding wires is formed to respectively connect the chip bonding pads and the transfer bonding pads. A plurality of second bonding wires is then formed to respectively connect the transfer bonding pads and the inner leads.
- the above method of fabricating the chip package structure further comprises forming an encapsulant for covering the active surface, the die pad, the inner leads, the bus bar; the first bonding wires and the second bonding wires.
- the transfer bonding pads are formed on the bus bar and are used as transfer points for the chip bonding pads being electrically connected to the inner leads respectively, so the desired first bonding wires and second bonding wires are very short, thus reducing the possibility of the collapse of the first bonding wires and the second bonding wires.
- the possibility of the first bonding wires and the second bonding wires being collapsed during molding or being pulled apart by the injected encapsulant may be reduced.
- FIG. 1A is a schematic sectional side view of a conventional chip package structure.
- FIG. 1B is a schematic top view of a portion of the members of the chip package structure in FIG. 1A .
- FIG. 2A is a schematic sectional side view of a chip package structure according to the first embodiment of the present invention.
- FIG. 2B is a schematic top view of the lead frame of the chip package structure in FIG. 2A .
- FIG. 2C is a schematic top view of the lead frame of the chip package structure according to another embodiment of the present invention.
- FIGS. 3A to 3F are schematic views of the method of fabricating the chip package structure according to the first embodiment of the present invention.
- FIG. 4A is a schematic sectional side view of a chip package structure according to the second embodiment of the present invention.
- FIG. 4B is a schematic top view of the lead frame of the chip package structure in FIG. 4A .
- FIGS. 5A to 5F are schematic views of the method of fabricating the chip package structure according to the second embodiment of the present invention.
- FIG. 2A is a schematic sectional side view of a chip package structure according to the first embodiment of the present invention.
- FIG. 2B is a schematic top view of the lead frame of the chip package structure in FIG. 2A .
- a chip package structure 200 of the first embodiment comprises a chip 210 , a lead frame 220 , a plurality of first bonding wires 230 and a plurality of second bonding wires 240 .
- the chip 210 has an active surface 212 and a plurality of chip bonding pads 214 disposed on the active surface 212 .
- the chip bonding pads 214 may be ground bonding pads, power supply bonding pads or signal bonding pads.
- the lead frame 220 fixed on the chip 210 comprises a plurality of inner leads 222 , at least one bus bar 224 , an insulating layer 226 and a plurality of transfer bonding pads 228 .
- the bus bar 224 is located between the chip bonding pads 214 and the inner leads 222 .
- the insulating layer 226 is disposed on the bus bar 224 .
- the transfer bonding pads 228 are disposed on the insulating layer 226 .
- the inner leads 222 and the bus bar 224 are located above the active surface 212 of the chip 210 .
- the chip. 210 and the insulating layer 226 are respectively located on two opposite surfaces 224 a , 224 b of the bus bar 224 .
- the first bonding wires 230 are used to respectively connect the chip bonding pads 214 to the transfer bonding pads 228 .
- the second bonding wires 240 are used to respectively connect the transfer bonding pads 228 to the inner leads 222 .
- the chip package structure 200 further comprises an encapsulant 250 , so as to cover the active surface 212 , the inner leads 222 , the bus bar 224 , the first bonding wires 230 and the second bonding wires 240 .
- the chip bonding pads 214 are respectively connected to the transfer bonding pads 228 by the first bonding wires 230
- the transfer bonding pads 228 are respectively connected to the inner leads 222 by the second bonding wires 240 .
- the transfer bonding pads 228 function as the transfer points for the chip bonding pads 214 being electrically connected to the inner leads 222 correspondingly. Therefore, the first bonding wires 230 and the second bonding wires 240 are very short, thus eliminating the disadvantage of the conventional package structure 100 , and thereby raising the product yield of the chip package structure 200 of the first embodiment.
- the shape of the bus bar 224 is annular and the quantity thereof is one.
- the appearance and quantity of the bus bar 224 may be varied according to the design requirement, i.e., the first embodiment is used to illustrate instead of to limit the present invention.
- FIG. 2C it is a schematic top view of the lead frame of the chip package structure according to another embodiment of the present invention.
- the bus bar 224 ′ of the lead frame 220 ′ may be strip-shaped and the quantity of the bus bar 224 ′ may be several.
- all the chip bonding pads 214 have the corresponding transfer bonding pads 228 for wire jumping.
- the present invention does not limit that every chip bonding pad must have a jumper wire.
- FIGS. 3A to 3F are schematic views of the method of fabricating the chip package structure according to the first embodiment of the present invention. The method comprises the following steps. First, referring to FIG. 3A , a lead frame 220 including a plurality of inner leads 222 and at least one bus bar 224 is provided.
- an insulating layer 226 is formed on the bus bar 224 .
- the insulating layer 226 is formed by chemical vapor deposition (CVD) process.
- CVD chemical vapor deposition
- a plurality of transfer bonding pads 228 is formed on the insulating layer 226 .
- a conductive material layer (not shown) can be formed on the insulating layer 226 by sputtering process, physical vapor deposition or other film deposition processes.
- a patterning process e.g., lithography process and etching process
- is performed for the conductive material layer so as to form a plurality of transfer bonding pads 228 on the insulating layer 226 .
- a chip 210 is provided.
- the chip 210 has an active surface 212 and a plurality of chip bonding pads 214 , wherein the chip bonding pads 214 are disposed on the active surface 212 .
- the chip 210 is fixed below the lead frame 220 , such that the inner leads 222 and the bus bar 224 are located above the active surface 212 of the chip 210 , and the chip 210 and the insulating layer 226 are respectively located on two opposite surfaces 224 a , 224 b of the bus bar 224 .
- the method of fabricating the chip package structure 200 further comprises forming an encapsulant 250 to cover the active surface 212 , the inner leads 222 , the bus bar 224 , the first bonding wires 230 and the second bonding wires 240 .
- the chip package structure 200 of the first embodiment is achieved through the above steps.
- the transfer bonding pads 228 are formed on the bus bar 224 for facilitating wire jumping. More particularly, as the first bonding wires 230 and the second bonding wires 240 are very short, the possibility of electric shorts caused by the collapse of the first bonding wires 230 and the second bonding wires 240 is reduced. Or, the possibility of electric broken circuits caused by the collapse of the first bonding wires 230 and the second bonding wires 240 during the molding process or being pulled apart by the injected encapsulant 260 is reduced, thereby improving the product yield of the chip package structure 200 of the first embodiment.
- FIG. 4A is a schematic sectional side view of a chip package structure according to the second embodiment of the present invention.
- FIG. 4B is a schematic top view of the lead frame of the chip package structure in FIG. 4A .
- a lead frame 320 of the chip package structure 300 comprises a die pad P, a plurality of inner leads 322 , at least one bus bar 324 , an insulating layer 326 and a plurality of transfer bonding pads 328 .
- the chip 310 is disposed on the die pad P, and the active surface 312 is away from the die pad P. In other words, as for the relative position in FIG. 4A , the active surface 312 of the chip 310 faces upward.
- the bus bar 324 is located between the die pad P and the inner leads 322 .
- FIGS. 5A to 5F are schematic views of the method of fabricating the chip package structure according to the second embodiment of the present invention.
- the method of the second embodiment comprises the following steps. First, referring to FIG. 5A , a lead frame 320 is provided.
- the lead frame 320 has a die pad P, a plurality of inner leads 322 and at least one bus bar 324 , wherein the bus bar 324 is located between the die pad P and the inner leads 322 .
- an insulating layer 326 is formed on the bus bar 324 in the same manner as illustrated in the first embodiment. Thereafter, a plurality of transfer bonding pads 328 is formed on the insulating layer 326 in the same manner as illustrated in the first embodiment.
- a chip 310 is provided.
- the chip has an active surface 312 and a plurality of chip bonding pads 314 , wherein the chip bonding pads 314 are disposed on the active surface 312 .
- the chip 310 is fixed on the die pad P, wherein the active surface 312 is away from the die pad P.
- the method of fabricating the chip package structure 300 further comprises forming an encapsulant 350 to cover the active surface 312 , the die pad P, the inner leads 322 , the bus bar 324 , the first bonding wires 330 and the second bonding wires 340 .
- the chip package structure and the fabricating method thereof in the present invention at least have the following advantages.
- the transfer bonding pads are formed on the bus bar for carrying out wire jumping, so compared with the conventional art, the bonding wires formed in the present invention are shorter and lower, thereby enhancing the reliability of the chip package structure.
- the chip bonding pads are connected to the transfer bonding pads via the first bonding wires, and the transfer bonding pads are connected to the inner leads via the second bonding wires.
- the transfer bonding pads function as transfer points for the chip bonding pads being electrically connected to the inner leads correspondingly. Therefore, the first bonding wires and the second bonding wires are very short, such that the possibility of electric short circuits caused by the collapse of the first bonding wires and the second bonding wires is reduced, thereby improving the product yield of the chip package structure of the present invention.
- first bonding wires and the second bonding wires are very short, the possibility of electric broken circuits caused by the collapse of the first bonding wires and the second bonding wires during the molding process or being pulled apart by the injected encapsulant is reduced, thereby improving the product yield of the chip package structure of the present invention.
Abstract
Description
- This application claims the priority benefit of Taiwan application serial no. 95125198, filed on Jul. 11, 2006. All disclosure of the Taiwan application is incorporated herein by reference.
- 1. Field of Invention
- The present invention relates to a semiconductor device and a fabricating method thereof. More particularly, the present invention relates to a chip package structure and a fabricating method thereof.
- 2. Description of Related Art
- In the semiconductor industry, the fabrication of an integrated circuit (IC) is mainly divided into three stages: IC design, IC process and IC package.
- During the fabrication of ICs, a chip is made by the steps of wafer fabricating, IC forming, wafer sawing and so on. The wafer has an active surface, which generally refers to a surface having active devices of the wafer. When the IC on the wafer is finished, a plurality of bonding pads is further disposed on the active surface of the wafer, such that the chip formed by wafer sawing is electrically connected to a carrier outward via the bonding pads. The carrier is, for example, a lead frame or a package substrate. The chip can be connected to the carrier by means of wire bonding or flip-chip bonding, such that the bonding pads of the chip are electrically connected to the contacts of the carrier, thus forming a chip package structure.
-
FIG. 1A is a schematic sectional side view of a conventional chip package structure.FIG. 1B is a schematic top view of a portion of the members of the chip package structure inFIG. 1A . Referring toFIGS. 1A and 1B , a conventionalchip package structure 100 comprises achip 110, alead frame 120, a plurality offirst bonding wires 130, a plurality ofsecond bonding wires 140, a plurality ofthird bonding wires 150 and anencapsulant 160. Thechip 110 has anactive surface 112 and a plurality offirst bonding pads 114 andsecond bonding pads 116 disposed on theactive surface 112. Thechip 110 is fixed below thelead frame 120, and thelead frame 120 includes a plurality ofinner leads 122 and a bus bar 124. Theinner leads 122 and the bus bar 124 are located above or below theactive surface 112 of thechip 110, and the bus bar 124 is in an annular shape. - Referring to
FIG. 1B , as thefirst bonding pads 114 of thechip 110 have the same electric potential, and thefirst bonding pads 114 are, for example, ground bonding pads or power supply bonding pads, thus thefirst bonding pads 114 of the same electric potential are respectively connected to the bus bar 124 via thefirst bonding wires 130, and the bus bar 124 is further connected to the corresponding portion of the inner leads. 122 via thesecond bonding wires 140. However, thesecond bonding pads 116 of thechip 110 for transmitting signals (for example, signal bonding pads with ever-changing electric potentials) must be connected to other correspondinginner leads 122 via thethird bonding wires 150, and thethird bonding wires 150 usually have to cross a portion of thefirst bonding wires 130, a portion of thesecond bonding wires 140 and the bus bar 124. Therefore, thethird bonding wires 150 are quite long, which is likely to make thethird bonding wires 150 collapsed, thereby causing electric shorts. Or, thethird bonding wires 150 may be collapsed during molding or being pulled apart by the injected encapsulant, thus causing electric broken circuits. - An objective of the present invention is to provide a chip package structure, so as to reduce the possibility of the collapse of the bonding wires.
- Another objective of the present invention is to provide a method of fabricating the chip package structure, so as to improve the product yield of the chip package structure.
- To achieve the above or other objectives, the present invention provides a chip package structure, which comprises a chip, a lead frame, a plurality of first bonding wires and a plurality of second bonding wires. The chip has an active surface and a plurality of chip bonding pads disposed on the active surface. The lead frame fixed on the chip and the lead frame comprises a plurality of inner leads, at least one bus bar, an insulating layer and a plurality of transfer bonding pads. The bus bar is located between the chip bonding pads and the inner leads. The insulating layer is disposed on the bus bar. The transfer bonding pads are disposed on the insulating layer. The inner leads and the bus bar are located above the active surface of the chip. The chip and the insulating layer are located respectively on two opposite surfaces of the bus bar. The first bonding wires respectively connect the chip bonding pads and the transfer bonding pads. The second bonding wires respectively connect the transfer bonding pads and the inner leads.
- In an embodiment of the present invention, the bus bar can be in an annular shape.
- In an embodiment of the present invention, the bus bar can be in a strip shape.
- In an embodiment of the present invention, the chip package structure further comprises an encapsulant, so as to cover the active surface, the inner leads, the bus bar, the first bonding wires and the second bonding wires.
- To achieve the above or other objectives, the present invention provides a chip package structure, which comprises a chip, a lead frame, a plurality of first bonding wires and a plurality of second bonding wires. The chip has an active surface and a plurality of chip bonding pads disposed on the active surface. The lead frame comprises a die pad, a plurality of inner leads, at least one bus bar, an insulating layer and a plurality of transfer bonding pads. The chip is disposed on the die pad and the active surface is away from the die pad. The bus bar is located between the die pad and the inner leads. The insulating layer is disposed on the bus bar. The transfer bonding pads are disposed on the insulating layer. The first bonding wires respectively connect the chip bonding pads and the transfer bonding pads. The second bonding wires respectively connect the transfer bonding pads and the inner leads.
- In an embodiment of the present invention, the bus bar can be in an annular shape.
- In an embodiment of the present invention, the bus bar can be in a strip-shape.
- In an embodiment of the present invention, the chip package structure further comprises an encapsulant, so as to cover the active surface, the die pad, the inner leads, the bus bar, the first bonding wires and the second bonding wires.
- To achieve the above or other objectives, the present invention provides a method of fabricating the chip package structure, which comprises the following steps. First, a lead frame comprising a plurality of inner leads and at least one bus bar is provided. Then, an insulating layer is formed on the bus bar. Next, a plurality of transfer bonding pads is formed on the insulating layer. Afterward, a chip having an active surface and a plurality of chip bonding pads disposed on the active surface is provided. Thereafter, the chip is fixed below the lead frame, such that the inner leads and the bus bar are located above the active surface of the chip, and the chip and the insulating layer are located on two opposite surfaces of the bus bar. Next, a plurality of first bonding wires is formed to respectively connect the chip bonding pads and the transfer bonding pads. A plurality of second bonding wires is then formed to respectively connect the transfer bonding pads and the inner leads.
- In an embodiment of the present invention, the above method of fabricating the chip package structure further comprises forming an encapsulant for covering the active surface, the inner leads, the bus bar, the first bonding wires and the second bonding wires.
- To achieve the above or other objectives, the present invention provides a method of fabricating the chip package structure, which comprises the following steps. First, a lead frame comprising a die pad, a plurality of inner leads and at least one bus bar is provided, wherein the bus bar is located between the die pad and the inner leads. Then, an insulating layer is formed on the bus bar. Next, a plurality of transfer bonding pads is formed on the insulating layer. Afterward, a chip having an active surface and a plurality of chip bonding pads disposed on the active surface is provided. Thereafter, the chip is fixed on the die pad, wherein the active surface is away from the die pad. Next, a plurality of first bonding wires is formed to respectively connect the chip bonding pads and the transfer bonding pads. A plurality of second bonding wires is then formed to respectively connect the transfer bonding pads and the inner leads.
- In an embodiment of the present invention, the above method of fabricating the chip package structure further comprises forming an encapsulant for covering the active surface, the die pad, the inner leads, the bus bar; the first bonding wires and the second bonding wires.
- In view of the above, in the present invention, the transfer bonding pads are formed on the bus bar and are used as transfer points for the chip bonding pads being electrically connected to the inner leads respectively, so the desired first bonding wires and second bonding wires are very short, thus reducing the possibility of the collapse of the first bonding wires and the second bonding wires. In addition, as the first bonding wires and the second bonding wires are very short, the possibility of the first bonding wires and the second bonding wires being collapsed during molding or being pulled apart by the injected encapsulant may be reduced.
- In order to make the aforementioned and other objectives, features and advantages of the present invention comprehensible, preferred embodiments accompanied with figures are described in detail below.
-
FIG. 1A is a schematic sectional side view of a conventional chip package structure. -
FIG. 1B is a schematic top view of a portion of the members of the chip package structure inFIG. 1A . -
FIG. 2A is a schematic sectional side view of a chip package structure according to the first embodiment of the present invention. -
FIG. 2B is a schematic top view of the lead frame of the chip package structure inFIG. 2A . -
FIG. 2C is a schematic top view of the lead frame of the chip package structure according to another embodiment of the present invention. -
FIGS. 3A to 3F are schematic views of the method of fabricating the chip package structure according to the first embodiment of the present invention. -
FIG. 4A is a schematic sectional side view of a chip package structure according to the second embodiment of the present invention. -
FIG. 4B is a schematic top view of the lead frame of the chip package structure inFIG. 4A . -
FIGS. 5A to 5F are schematic views of the method of fabricating the chip package structure according to the second embodiment of the present invention. -
FIG. 2A is a schematic sectional side view of a chip package structure according to the first embodiment of the present invention.FIG. 2B is a schematic top view of the lead frame of the chip package structure inFIG. 2A . Referring toFIGS. 2A and 2B , achip package structure 200 of the first embodiment comprises achip 210, alead frame 220, a plurality offirst bonding wires 230 and a plurality ofsecond bonding wires 240. Thechip 210 has anactive surface 212 and a plurality ofchip bonding pads 214 disposed on theactive surface 212. In addition, thechip bonding pads 214 may be ground bonding pads, power supply bonding pads or signal bonding pads. - The
lead frame 220 fixed on thechip 210 comprises a plurality ofinner leads 222, at least onebus bar 224, an insulatinglayer 226 and a plurality oftransfer bonding pads 228. Thebus bar 224 is located between thechip bonding pads 214 and the inner leads 222. The insulatinglayer 226 is disposed on thebus bar 224. Thetransfer bonding pads 228 are disposed on the insulatinglayer 226. The inner leads 222 and thebus bar 224 are located above theactive surface 212 of thechip 210. The chip. 210 and the insulatinglayer 226 are respectively located on twoopposite surfaces bus bar 224. - The
first bonding wires 230 are used to respectively connect thechip bonding pads 214 to thetransfer bonding pads 228. Thesecond bonding wires 240 are used to respectively connect thetransfer bonding pads 228 to the inner leads 222. In the first embodiment, thechip package structure 200 further comprises anencapsulant 250, so as to cover theactive surface 212, the inner leads 222, thebus bar 224, thefirst bonding wires 230 and thesecond bonding wires 240. - It should be illustrated that, comparing the
chip package structure 200 in the first embodiment with the conventional chip package structure 100 (referring toFIGS. 1A and 1B ), thechip bonding pads 214 are respectively connected to thetransfer bonding pads 228 by thefirst bonding wires 230, and thetransfer bonding pads 228 are respectively connected to the inner leads 222 by thesecond bonding wires 240. In other words, thetransfer bonding pads 228 function as the transfer points for thechip bonding pads 214 being electrically connected to the inner leads 222 correspondingly. Therefore, thefirst bonding wires 230 and thesecond bonding wires 240 are very short, thus eliminating the disadvantage of theconventional package structure 100, and thereby raising the product yield of thechip package structure 200 of the first embodiment. - In the first embodiment, the shape of the
bus bar 224 is annular and the quantity thereof is one. However, the appearance and quantity of thebus bar 224 may be varied according to the design requirement, i.e., the first embodiment is used to illustrate instead of to limit the present invention. For example, referring toFIG. 2C , it is a schematic top view of the lead frame of the chip package structure according to another embodiment of the present invention. In another embodiment, thebus bar 224′ of thelead frame 220′ may be strip-shaped and the quantity of thebus bar 224′ may be several. Moreover, in the present embodiment, all thechip bonding pads 214 have the correspondingtransfer bonding pads 228 for wire jumping. However, the present invention does not limit that every chip bonding pad must have a jumper wire. - The method of fabricating the
chip package structure 200 in the first embodiment is illustrated below.FIGS. 3A to 3F are schematic views of the method of fabricating the chip package structure according to the first embodiment of the present invention. The method comprises the following steps. First, referring toFIG. 3A , alead frame 220 including a plurality ofinner leads 222 and at least onebus bar 224 is provided. - Then, referring to
FIG. 3B , an insulatinglayer 226 is formed on thebus bar 224. In the first embodiment, the insulatinglayer 226 is formed by chemical vapor deposition (CVD) process. Then, a plurality oftransfer bonding pads 228 is formed on the insulatinglayer 226. In the first embodiment, a conductive material layer (not shown) can be formed on the insulatinglayer 226 by sputtering process, physical vapor deposition or other film deposition processes. After that, a patterning process (e.g., lithography process and etching process) is performed for the conductive material layer, so as to form a plurality oftransfer bonding pads 228 on the insulatinglayer 226. - Next, referring to
FIG. 3C , achip 210 is provided. Thechip 210 has anactive surface 212 and a plurality ofchip bonding pads 214, wherein thechip bonding pads 214 are disposed on theactive surface 212. Afterward, referring toFIG. 3D , thechip 210 is fixed below thelead frame 220, such that the inner leads 222 and thebus bar 224 are located above theactive surface 212 of thechip 210, and thechip 210 and the insulatinglayer 226 are respectively located on twoopposite surfaces bus bar 224. - Afterward, referring to
FIG. 3E , a wiring process is performed to form a plurality offirst bonding wires 230, so as to respectively connect thechip bonding pads 214 and thetransfer bonding pads 228. Next, a plurality ofsecond bonding wires 240 is formed sequentially to connect thetransfer bonding pads 228 and the inner leads 222 respectively. Referring toFIG. 3F , in the first embodiment, the method of fabricating thechip package structure 200 further comprises forming anencapsulant 250 to cover theactive surface 212, the inner leads 222, thebus bar 224, thefirst bonding wires 230 and thesecond bonding wires 240. Thechip package structure 200 of the first embodiment is achieved through the above steps. - It should be stressed that, in the present embodiment, the
transfer bonding pads 228 are formed on thebus bar 224 for facilitating wire jumping. More particularly, as thefirst bonding wires 230 and thesecond bonding wires 240 are very short, the possibility of electric shorts caused by the collapse of thefirst bonding wires 230 and thesecond bonding wires 240 is reduced. Or, the possibility of electric broken circuits caused by the collapse of thefirst bonding wires 230 and thesecond bonding wires 240 during the molding process or being pulled apart by the injected encapsulant 260 is reduced, thereby improving the product yield of thechip package structure 200 of the first embodiment. -
FIG. 4A is a schematic sectional side view of a chip package structure according to the second embodiment of the present invention.FIG. 4B is a schematic top view of the lead frame of the chip package structure inFIG. 4A . Referring toFIGS. 4A and 4B , the main difference between achip package structure 300 in the second embodiment and thechip package structure 200 in the first embodiment is that: alead frame 320 of thechip package structure 300 comprises a die pad P, a plurality ofinner leads 322, at least onebus bar 324, an insulatinglayer 326 and a plurality oftransfer bonding pads 328. Thechip 310 is disposed on the die pad P, and theactive surface 312 is away from the die pad P. In other words, as for the relative position inFIG. 4A , theactive surface 312 of thechip 310 faces upward. In addition, thebus bar 324 is located between the die pad P and the inner leads 322. - The method of fabricating the
chip package structure 300 according to the second embodiment is illustrated below.FIGS. 5A to 5F are schematic views of the method of fabricating the chip package structure according to the second embodiment of the present invention. The method of the second embodiment comprises the following steps. First, referring toFIG. 5A , alead frame 320 is provided. Thelead frame 320 has a die pad P, a plurality ofinner leads 322 and at least onebus bar 324, wherein thebus bar 324 is located between the die pad P and the inner leads 322. - Then, referring to
FIG. 5B , an insulatinglayer 326 is formed on thebus bar 324 in the same manner as illustrated in the first embodiment. Thereafter, a plurality oftransfer bonding pads 328 is formed on the insulatinglayer 326 in the same manner as illustrated in the first embodiment. - After that, referring to
FIG. 5C , achip 310 is provided. The chip has anactive surface 312 and a plurality ofchip bonding pads 314, wherein thechip bonding pads 314 are disposed on theactive surface 312. Then, referring toFIG. 5D , thechip 310 is fixed on the die pad P, wherein theactive surface 312 is away from the die pad P. - Next, referring to
FIG. 5E , a wiring process is performed to form a plurality offirst bonding wires 330, so as to respectively connect thechip bonding pads 314 and thetransfer bonding pads 328. Then, a plurality ofsecond bonding wires 340 is formed to respectively connect thetransfer bonding pads 328 and the inner leads 322. Referring toFIG. 5F , in the second embodiment, the method of fabricating thechip package structure 300 further comprises forming anencapsulant 350 to cover theactive surface 312, the die pad P, the inner leads 322, thebus bar 324, thefirst bonding wires 330 and thesecond bonding wires 340. - In view of the above, the chip package structure and the fabricating method thereof in the present invention at least have the following advantages.
- 1. In the present invention, the transfer bonding pads are formed on the bus bar for carrying out wire jumping, so compared with the conventional art, the bonding wires formed in the present invention are shorter and lower, thereby enhancing the reliability of the chip package structure.
- 2. The chip bonding pads are connected to the transfer bonding pads via the first bonding wires, and the transfer bonding pads are connected to the inner leads via the second bonding wires. In other words, the transfer bonding pads function as transfer points for the chip bonding pads being electrically connected to the inner leads correspondingly. Therefore, the first bonding wires and the second bonding wires are very short, such that the possibility of electric short circuits caused by the collapse of the first bonding wires and the second bonding wires is reduced, thereby improving the product yield of the chip package structure of the present invention.
- 3. As the first bonding wires and the second bonding wires are very short, the possibility of electric broken circuits caused by the collapse of the first bonding wires and the second bonding wires during the molding process or being pulled apart by the injected encapsulant is reduced, thereby improving the product yield of the chip package structure of the present invention.
- Though the present invention has been disclosed above by the preferred embodiments, they are not intended to limit the present invention. Anybody skilled in the art can make some modifications and variations without departing from the spirit and scope of the present invention. Therefore, the protecting range of the present invention falls in the appended claims.
Claims (12)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/630,103 US8039946B2 (en) | 2006-07-11 | 2009-12-03 | Chip package structure and fabricating method thereof |
US12/630,099 US20100078801A1 (en) | 2006-07-11 | 2009-12-03 | Chip package structure and fabricating method threrof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095125198A TWI310979B (en) | 2006-07-11 | 2006-07-11 | Chip package and manufacturing method threrof |
TW95125198 | 2006-07-11 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/630,103 Division US8039946B2 (en) | 2006-07-11 | 2009-12-03 | Chip package structure and fabricating method thereof |
US12/630,099 Division US20100078801A1 (en) | 2006-07-11 | 2009-12-03 | Chip package structure and fabricating method threrof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080012106A1 true US20080012106A1 (en) | 2008-01-17 |
Family
ID=38948403
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/530,178 Abandoned US20080012106A1 (en) | 2006-07-11 | 2006-09-08 | Chip package structure and fabricating method threrof |
US12/630,099 Abandoned US20100078801A1 (en) | 2006-07-11 | 2009-12-03 | Chip package structure and fabricating method threrof |
US12/630,103 Expired - Fee Related US8039946B2 (en) | 2006-07-11 | 2009-12-03 | Chip package structure and fabricating method thereof |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/630,099 Abandoned US20100078801A1 (en) | 2006-07-11 | 2009-12-03 | Chip package structure and fabricating method threrof |
US12/630,103 Expired - Fee Related US8039946B2 (en) | 2006-07-11 | 2009-12-03 | Chip package structure and fabricating method thereof |
Country Status (2)
Country | Link |
---|---|
US (3) | US20080012106A1 (en) |
TW (1) | TWI310979B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100213587A1 (en) * | 2007-12-12 | 2010-08-26 | Infineon Technologies Ag | Electronic device |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI358815B (en) * | 2006-09-12 | 2012-02-21 | Chipmos Technologies Inc | Stacked chip package structure with lead-frame hav |
TWI501370B (en) * | 2013-03-21 | 2015-09-21 | 矽品精密工業股份有限公司 | Semiconductor package and method of manufacture |
WO2015170399A1 (en) * | 2014-05-09 | 2015-11-12 | 三菱電機株式会社 | Semiconductor module |
IT201600086488A1 (en) * | 2016-08-22 | 2018-02-22 | St Microelectronics Srl | SEMICONDUCTOR DEVICE AND CORRESPONDENT PROCEDURE |
CN110189671B (en) * | 2019-06-26 | 2022-02-01 | 滁州惠科光电科技有限公司 | Box-formed test circuit, array substrate and liquid crystal display device |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5293068A (en) * | 1990-02-01 | 1994-03-08 | Hitachi, Ltd. | Semiconductor device |
US5804468A (en) * | 1993-03-17 | 1998-09-08 | Fujitsu Limited | Process for manufacturing a packaged semiconductor having a divided leadframe stage |
US6313519B1 (en) * | 1991-07-17 | 2001-11-06 | Lsi Logic Corporation | Support for semiconductor bond wires |
US6437427B1 (en) * | 1998-09-15 | 2002-08-20 | Amkor Technology, Inc. | Lead frame used for the fabrication of semiconductor packages and semiconductor package fabricated using the same |
US20030127717A1 (en) * | 2002-01-09 | 2003-07-10 | Jen-Kuang Fang | Multi-chip stacking package |
US6703691B2 (en) * | 2001-09-04 | 2004-03-09 | Siliconware Precision Industries Co., Ltd. | Quad flat non-leaded semiconductor package and method of fabricating the same |
US6908843B2 (en) * | 2001-12-28 | 2005-06-21 | Texas Instruments Incorporated | Method and system of wire bonding using interposer pads |
US7218006B2 (en) * | 2004-10-28 | 2007-05-15 | Advanced Semiconductor Engineering, Inc. | Multi-chip stack package |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04280462A (en) * | 1991-03-08 | 1992-10-06 | Mitsubishi Electric Corp | Lead frame and semiconductor device using this lead frame |
US5168368A (en) * | 1991-05-09 | 1992-12-01 | International Business Machines Corporation | Lead frame-chip package with improved configuration |
US5723899A (en) * | 1994-08-30 | 1998-03-03 | Amkor Electronics, Inc. | Semiconductor lead frame having connection bar and guide rings |
JP2828056B2 (en) * | 1996-08-20 | 1998-11-25 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
KR100359304B1 (en) * | 2000-08-25 | 2002-10-31 | 삼성전자 주식회사 | Lead frame having a side ring pad and semiconductor chip package including the same |
US6686651B1 (en) * | 2001-11-27 | 2004-02-03 | Amkor Technology, Inc. | Multi-layer leadframe structure |
-
2006
- 2006-07-11 TW TW095125198A patent/TWI310979B/en not_active IP Right Cessation
- 2006-09-08 US US11/530,178 patent/US20080012106A1/en not_active Abandoned
-
2009
- 2009-12-03 US US12/630,099 patent/US20100078801A1/en not_active Abandoned
- 2009-12-03 US US12/630,103 patent/US8039946B2/en not_active Expired - Fee Related
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5293068A (en) * | 1990-02-01 | 1994-03-08 | Hitachi, Ltd. | Semiconductor device |
US6313519B1 (en) * | 1991-07-17 | 2001-11-06 | Lsi Logic Corporation | Support for semiconductor bond wires |
US5804468A (en) * | 1993-03-17 | 1998-09-08 | Fujitsu Limited | Process for manufacturing a packaged semiconductor having a divided leadframe stage |
US6437427B1 (en) * | 1998-09-15 | 2002-08-20 | Amkor Technology, Inc. | Lead frame used for the fabrication of semiconductor packages and semiconductor package fabricated using the same |
US6703691B2 (en) * | 2001-09-04 | 2004-03-09 | Siliconware Precision Industries Co., Ltd. | Quad flat non-leaded semiconductor package and method of fabricating the same |
US6908843B2 (en) * | 2001-12-28 | 2005-06-21 | Texas Instruments Incorporated | Method and system of wire bonding using interposer pads |
US20030127717A1 (en) * | 2002-01-09 | 2003-07-10 | Jen-Kuang Fang | Multi-chip stacking package |
US7218006B2 (en) * | 2004-10-28 | 2007-05-15 | Advanced Semiconductor Engineering, Inc. | Multi-chip stack package |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100213587A1 (en) * | 2007-12-12 | 2010-08-26 | Infineon Technologies Ag | Electronic device |
US8030741B2 (en) * | 2007-12-12 | 2011-10-04 | Infineon Technologies Ag | Electronic device |
Also Published As
Publication number | Publication date |
---|---|
TW200805589A (en) | 2008-01-16 |
US20100078801A1 (en) | 2010-04-01 |
TWI310979B (en) | 2009-06-11 |
US20100078802A1 (en) | 2010-04-01 |
US8039946B2 (en) | 2011-10-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7834435B2 (en) | Leadframe with extended pad segments between leads and die pad, and leadframe package using the same | |
US7531381B2 (en) | Manufacturing method of a quad flat no-lead package structure | |
US8350380B2 (en) | Method for manufacturing leadframe, packaging method for using the leadframe and semiconductor package product | |
US20090127682A1 (en) | Chip package structure and method of fabricating the same | |
US7598599B2 (en) | Semiconductor package system with substrate having different bondable heights at lead finger tips | |
US8039946B2 (en) | Chip package structure and fabricating method thereof | |
US20080224277A1 (en) | Chip package and method of fabricating the same | |
US8105881B2 (en) | Method of fabricating chip package structure | |
US7361984B2 (en) | Chip package structure | |
US10224218B2 (en) | Method for fabricating semiconductor package having a multi-layer encapsulated conductive substrate and structure | |
US9165789B2 (en) | Fabrication method of packaging substrate | |
US7498251B2 (en) | Redistribution circuit structure | |
TW201801263A (en) | Fan-out wafer level package structure | |
US9455243B1 (en) | Silicon interposer and fabrication method thereof | |
US7446400B2 (en) | Chip package structure and fabricating method thereof | |
US6710448B2 (en) | Bonding pad structure | |
US20070215993A1 (en) | Chip Package Structure | |
US7479706B2 (en) | Chip package structure | |
EP1944802B1 (en) | Semiconductor package product | |
US20170317060A1 (en) | Semiconductor device and corresponding method | |
US20080157304A1 (en) | Chip package structure | |
US9318354B2 (en) | Semiconductor package and fabrication method thereof | |
US20070267756A1 (en) | Integrated circuit package and multi-layer lead frame utilized | |
JP2004140169A (en) | Packaged semiconductor device | |
US20220238351A1 (en) | Substrate structure, and fabrication and packaging methods thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CHIPMOS TECHNOLOGIES (SHANGHAI) LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PAN, HUA;CHIOU, JIE-HUNG;HUANG, CHIH-LUNG;REEL/FRAME:018245/0363 Effective date: 20060727 Owner name: CHIPMOS TECHNOLOGIES (BERMUDA) LTD., BERMUDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PAN, HUA;CHIOU, JIE-HUNG;HUANG, CHIH-LUNG;REEL/FRAME:018245/0363 Effective date: 20060727 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |