US20070298526A1 - Programmable semiconductor device - Google Patents
Programmable semiconductor device Download PDFInfo
- Publication number
- US20070298526A1 US20070298526A1 US11/768,208 US76820807A US2007298526A1 US 20070298526 A1 US20070298526 A1 US 20070298526A1 US 76820807 A US76820807 A US 76820807A US 2007298526 A1 US2007298526 A1 US 2007298526A1
- Authority
- US
- United States
- Prior art keywords
- design structure
- metallic material
- semiconductor material
- elongated semiconductor
- metallic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 45
- 238000013461 design Methods 0.000 claims abstract description 54
- 239000000463 material Substances 0.000 claims abstract description 34
- 239000007769 metal material Substances 0.000 claims abstract description 25
- 239000012212 insulator Substances 0.000 claims abstract description 12
- 238000004519 manufacturing process Methods 0.000 claims abstract description 12
- 239000000758 substrate Substances 0.000 claims abstract description 12
- 230000009969 flowable effect Effects 0.000 claims abstract description 4
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 32
- 229910021332 silicide Inorganic materials 0.000 claims description 27
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 26
- 229920005591 polysilicon Polymers 0.000 claims description 26
- 229910008814 WSi2 Inorganic materials 0.000 claims description 10
- 238000012360 testing method Methods 0.000 claims description 8
- 238000003860 storage Methods 0.000 claims description 5
- 229910018999 CoSi2 Inorganic materials 0.000 claims description 3
- 229910012990 NiSi2 Inorganic materials 0.000 claims description 3
- 229910045601 alloy Inorganic materials 0.000 claims description 3
- 239000000956 alloy Substances 0.000 claims description 3
- VLJQDHDVZJXNQL-UHFFFAOYSA-N 4-methyl-n-(oxomethylidene)benzenesulfonamide Chemical compound CC1=CC=C(S(=O)(=O)N=C=O)C=C1 VLJQDHDVZJXNQL-UHFFFAOYSA-N 0.000 claims description 2
- 229910005883 NiSi Inorganic materials 0.000 claims description 2
- 229910021340 platinum monosilicide Inorganic materials 0.000 claims description 2
- -1 PtSi2 Inorganic materials 0.000 claims 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 30
- 238000000034 method Methods 0.000 description 13
- 238000005516 engineering process Methods 0.000 description 9
- 238000012938 design process Methods 0.000 description 7
- 238000002955 isolation Methods 0.000 description 7
- 238000010438 heat treatment Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 238000004590 computer program Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 229910021342 tungsten silicide Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 238000013508 migration Methods 0.000 description 3
- 230000005012 migration Effects 0.000 description 3
- 238000004458 analytical method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000000155 melt Substances 0.000 description 2
- 230000008439 repair process Effects 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 238000012795 verification Methods 0.000 description 2
- 229910008479 TiSi2 Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- DFJQEGUNXWZVAH-UHFFFAOYSA-N bis($l^{2}-silanylidene)titanium Chemical compound [Si]=[Ti]=[Si] DFJQEGUNXWZVAH-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 238000005253 cladding Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000012854 evaluation process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000001953 recrystallisation Methods 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000003826 tablet Substances 0.000 description 1
- 238000002207 thermal evaporation Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5256—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to programmable semiconductor devices and, more particularly, to design structures which comprise such devices usable as semiconductor electronic (E) fuses.
- Such fuses contain an initial resistance, R0 ⁇ R0, and a programmed resistance, Rp ⁇ Rp. It is the ⁇ Rp that causes fuse read instability because this parameter is statistical in nature.
- R0 and Rp distributions to approach each other cause practical limitations in interrogating a programmed fuse through a standard CMOS latching circuit.
- additional fuses as reference elements in order to discriminate between a programmed and unprogrammed fuse. Such practices result in unwanted growth in the fuse bank area.
- the present invention overcomes this and other drawbacks by employing a device or fuse structure of a composite material that migrates during a programming event.
- the material that migrates e.g., WSi 2
- ⁇ Rp is preferably equal to zero.
- a programmable device includes a substrate ( 10 ); an insulator ( 13 ) on the substrate; an elongated semiconductor material ( 12 ) on the insulator, the elongated semiconductor material having first and second ends, and an upper surface S; the first end ( 12 a ) being substantially wider than the second end ( 12 b ), and a metallic material ( 40 ) on the upper surface, said metallic material being physically migratable along the upper surfaces responsive to an electrical current I flowable through the elongated semiconductor material and the metallic material.
- a method of programming a device includes flowing an electrical current I through a device having a semiconductor alloy ( 40 ) disposed on a doped semiconductor line ( 12 ), for a time period such that a portion of the semiconductor alloy migrates from a first end ( 12 a ) of the device to a location L proximate to a second end ( 12 b ) of the device.
- a method of fabricating a programmed semiconductor device includes providing a semiconductor substrate ( 10 ) having a thermal insulator ( 13 ); disposing an elongated semiconductor material ( 12 ) on the insulator, the semiconductor material having an upper surface S, a first resistivity, and two ends; disposing a metallic material ( 40 ) on the upper surface; the metallic material having a second resistivity much less than the first resistivity of the semiconductor material; flowing an electrical current I through the semiconductor material ( 12 ) and the metallic material ( 40 ) for a time period such that a portion of the metallic material migrates from one end ( 12 a ) of the semiconductor material to the other end ( 12 b ) and melts the semiconductor material to form an open circuit ( 90 ).
- FIG. 1 is a side schematic view of a programmable semiconductor device according to one embodiment of the present invention.
- FIGS. 2-4 show top plan view photographs of devices according to the present invention when incompletely programmed ( FIG. 2 ), completely programmed ( FIG. 3 ) and overprogrammed ( FIGS. 4 a , 4 b , 4 c ).
- FIG. 5 a shows a top plan view photograph and FIG. 5 b a side sectional view photograph of a completely programmed device according to the invention.
- FIG. 6 is a flow diagram of major steps to calibrate parameters for programming a device ( 1 ) of the invention.
- FIGS. 7-10 show preferred salient process steps for fabricating an unprogrammed device according to the invention.
- FIG. 11 a shows a top plan schematic views of the preferred embodiment of the device ( 1 ) according to the invention
- FIG. 11 b shows the device ( 1 ) connected to an energy source for programming.
- FIGS. 12-15 are top schematic cross-sectional conceptual views into the direction of line AA, but rotated approximately 90° for easier explanation.
- FIG. 16 shows an example of a general-purpose computer system and machine readable medium for practicing the present invention.
- FIG. 17 shows an example design flow process of instantiating a design structure comprising an embodiment of the present invention into an IC design to create a final design structure.
- FIG. 1 shows a preferred programmable (un-programmed) semiconductor device ( 1 ) (e.g. fuse) in cross section.
- the fuse ( 1 ) includes an elongated semiconductor material ( 12 ) having a metallic material ( 40 ) disposed on an upper surface S.
- the material ( 12 ) is disposed on/over an isolation region ( 13 ) in a silicon substrate ( 10 ).
- the unprogrammed fuse includes N+ polysilicon (90 nm height/thickness T 1 ) ( 12 ) and WSi 2 (55 nm height/thickness T 2 ) ( 40 ).
- the region ( 13 ) is, for example, filled with an insulator such as an oxide.
- the region ( 13 ) is, for example, a known shallow trench isolation (STI) region.
- the device ( 1 ) includes a first end ( 12 a ), a second end ( 12 b ) and a central portion or link ( 12 c ) connecting the first end ( 12 a ) to the second end ( 12 b ).
- the resistivity of the metallic material ( 40 ) is much less than the resistivity of the semiconductor line ( 12 ).
- the resistivity of the material ( 40 ) is in a range of approximately ( ⁇ 10%) 15 ohms per square to approximately 30 ohms per square, while the resistivity of the line ( 12 ) is in a range of approximately 100 ohms per square to approximately 200 ohms per square.
- the resistivity of the material ( 40 ) and the line ( 12 ) combined is approximately 17 ohms per square to approximately 25 ohms per square.
- the material ( 40 ) migrates from the first end ( 12 a ) and the link ( 12 c ), to a location “L” proximate to the second end ( 12 b ), to accumulate and ultimately heat and melt the semiconductor material ( 21 ) at the location “L” to form an open circuit ( 90 ) (see FIG. 15 ) within or at the location “L”.
- FIGS. 2 through 4 show an initial calibration used in determining the programming current and time required to rule out wafer level process variations when establishing the initial programming conditions.
- FIG. 2 shows an incomplete programming using 4.5V, 5 mA for 25 ⁇ S.
- FIG. 3 shows a typical preferred complete programming event at 4.5V, 5 mA for 250 ⁇ S.
- An open circuit ( 90 ) was formed at a location L proximate to the second end ( 12 b ).
- the programming window was found to be compliant between 150 ⁇ S and 350 ⁇ S for this given technology. It was further determined that the fuse power and time scale with the technology feature, affording an electrical fuse that is reusable at nano scale technology nodes.
- FIGS. 4 a, b and c indicate various results of overprogramming, and the effect of tungsten available volume.
- FIGS. 4 a, b, c show the over programming at 4.7V, 5 mA from 1 mS, 2 S, 4 S.
- the tungsten silicide ( 40 ) continues to migrate until it is depleted.
- the polysilicon line ( 12 ) still melts at the hottest spot, similar to FIG. 3 , but in the case of overprogramming the tungsten silicide ( 40 ) forms a bridge over the program location, as well as causing stress and damage in the nearby isolation trench.
- the line resistivity has significantly changed due to the migration of the tungsten silicide, and the inventors believe also the dopant, this is not considered a realizable fuse.
- FIGS. 5 a and 5 b show the result of program calibration on a random E-fuse of the invention. Programming occurs as a three stage event. Initially, as a current I is passed from the cathode to the anode terminals, the WSi 2 ( 40 ) migrates between the two terminals, and is heated to approximately ( ⁇ 10%) 2160° C. The local heating of the underlying polysilicon line ( 12 or 21 ) from the WSi 2 ( 40 ) and the subsequent opening ( 90 ) of the WSi 2 shunted path to the N+ polysilicon only path results in the N+ polysilicon line opening ( 90 ) as shown in FIG. 5 b and FIG. 15 .
- the heating of the metallic silicide ( 40 ) is approximately ( ⁇ 10%) 2160 degrees C. Under an electron wind, the metallic silicide ( 40 ) migrates as depicted in the following FIGS. ( 12 - 15 ), resulting in the final fuse programming, i.e., the opening of polysilicon line ( 21 ) as physically shown in FIG. 15 . None happens to the surrounding isolation oxide ( 13 ).
- Locations 70 , 71 represent the proposed physical model of the redistribution of the metallic silicide ( 40 ) while it is heated and migrated by the voltage source ( FIG. 11 ) and current flow I.
- M0 metal zero (first metal to pad connections)
- Notch (optional) notch in polysilicon pad.
- FIGS. 7-10 show preferred process steps for fabricating the preferred embodiment of the fuse shown in FIG. 1 .
- a substrate ( 10 ) which is bulk silicon, silicon-on-insulator or any other suitable substrate.
- Devices D are, for example, MOS devices such as FETs.
- dispose e.g., deposit
- polysilicon ( 22 , 21 ) doped N or P, or undoped.
- Pattern with a photoresist mask ( 20 ) etch and define active ( 22 ) and fuse ( 21 ) regions. See, for example, U.S. Pat. Nos. 4,229,502 and 4,309,224, which are incorporated herein by reference in their entireties.
- FIG. 10 suitably implant ( 41 ) into proposed FETs D and into the polysilicon ( 21 )—if not in-situ doped polysilicon.
- Form metallic silicide region ( 40 ) by conventional techniques such as deposition (thermal evaporation of WSi 2 , sputter deposition, etc.).
- the metallic silicide ( 40 ) preferably is WSi 2 , but can be CoSi 2 , TiSi 2 , NiSi 2 , NiSi, PtSi, PtSi 2 and others with like electrical and thermal properties.
- the fuse region is shown between the vertical dashed lines of FIG. 10 . Suitable annealing steps can also be performed, and the spacers can be removed. See, for example, the book VLSI Technology , by Sze et al., (1988, 2 nd edition, McGraw Hill) for discussions of various process steps, which book is hereby incorporated by reference.
- FIG. 11 shows top views of the fuse, showing the fuse link width equal to 0.196 ⁇ m, and a fuse link (central portion) length of 1.862 ⁇ m.
- fuse link widths can be ⁇ 0.2 ⁇ m, i.e., 1 ⁇ m and below. It is important that all of the poly ( 12 , 21 ) sits over the isolation ( 13 ), such that a thermal path is directed towards heating the metallic silicide ( 40 ) during a programming event. Metallic silicide is migrated from the huge negative terminal source and flows to the positive source via an electron wind.
- the positive source area must be ⁇ than the negative source area to allow the silicide to recrystallize within the underlying poly, and to heat the poly uniformly at the recrystalline point L so as to break ( 90 ) the line ( 12 , 21 ) through heating.
- FIGS. 12-15 show top schematic conceptual views useful for understanding the programming process of the present invention.
- a cross section shows the recrystallization of the silicide near (proximate) the point of programming versus the original “skin” silicide layer ( 40 ) over the negative terminal. No damage of the surrounding oxide is evident. It is an important criterion that the resistivity of the metallic silicide ( 40 ) be ⁇ than that of the underlying polysilicon ( 12 , 21 ). The materials described as examples meet this criterion.
- Any metallic silicide (NiSi 2 , CoSi 2 as examples) will react in the same manner as the tungsten silicide cladding layer we describe; i.e., we can drive a silicide along/down the line and force it to melt/annihilate the polysilicon layer ( 12 , 21 ) underneath it due to the increased temperature of the “piled” metallic layer ( 71 ).
- FIG. 12 shows a top view in cross section through the fuse prior to programming, showing isolation oxide ( 13 ), doped polysilicon ( 21 ), and homogeneous silicide layer ( 40 ) as formed.
- FIG. 14 shows, just prior to final programming, the migrated silicide ( 71 ) that consumes the entire end of the polysilicon line where the surrounding polysilicon is heated beyond its respective melting point. Current continues to flow, and silicide continues to migrate.
- programming is accomplished by removing the applied voltage and current, and the fuse link polysilicon ( 12 , 12 c ) is pulled back into the migrated silicide ( 71 ), forming, in effect, an electrical open circuit ( 90 ).
- a low resistance layer ( 40 ) directly in contact, or chemically reacted with, a polysilicon layer ( 21 ) under a current I drive cathode to anode is used subsequently to melt a polysilicon line ( 21 ) at a location ( 90 ) and, thus, form/program a permanent antifuse.
- FIG. 16 illustrates a block diagram of a general-purpose computer system which can be used to implement the system and method described herein.
- the system and method may be coded as a set of instructions on removable or hard media for use by general-purpose computer.
- FIG. 16 is a schematic block diagram of a general-purpose computer for practicing the present invention and includes computer system 1600 , which has at least one microprocessor or central processing unit (CPU) 1605 .
- CPU 1605 is interconnected via a system bus 1620 to machine readable media 1675 , which includes, for example, a random access memory (RAM) 1610 , a read-only memory (ROM) 1615 , a removable and/or program storage device 1655 and a mass data and/or program storage device 1650 .
- RAM random access memory
- ROM read-only memory
- FIG. 16 illustrates a block diagram of a general-purpose computer system which can be used to implement the system and method described herein. The system and method may be coded as a set of instructions on removable
- An input/output (I/O) adapter 1630 connects mass storage device 1650 and removable storage device 1655 to system bus 1620 .
- a user interface 1635 connects a keyboard 1665 and a mouse 1660 to system bus 1620
- a port adapter 1625 connects a data port 1645 to system bus 1620 and a display adapter 1640 connect a display device 1670 .
- ROM 1615 contains the basic operating system for computer system 1600 .
- Examples of removable data and/or program storage device 1655 include magnetic media such as floppy drives, tape drives, portable flash drives, zip drives, and optical media such as CD ROM or DVD drives.
- Examples of mass data and/or program storage device 1650 include hard disk drives and non-volatile memory such as flash memory.
- keyboard 1665 and mouse 1660 In addition to keyboard 1665 and mouse 1660 , other user input devices such as trackballs, writing tablets, pressure pads, microphones, light pens and position-sensing screen displays may be connected to user interface 1635 .
- Examples of display device 1670 include cathode-ray tubes (CRT) and liquid crystal displays (LCD).
- a machine readable computer program may be created by one of skill in the art and stored in computer system 1600 or a data and/or any one or more of machine readable medium 1675 to simplify the practicing of this invention.
- information for the computer program created to run the present invention is loaded on the appropriate removable data and/or program storage device 1655 , fed through data port 1645 or entered using keyboard 1665 .
- a user controls the program by manipulating functions performed by the computer program and providing other data inputs via any of the above mentioned data input means.
- Display device 1670 provides a means for the user to accurately control the computer program and perform the desired tasks described herein.
- FIG. 17 shows a block diagram of an example design flow 1700 .
- Design flow 1700 may vary depending on the type of IC being designed. For example, a design flow 1700 for building an application specific IC (ASIC) will differ from a design flow 1700 for designing a standard component.
- Design structure 1720 is an input to a design process 1710 and may come from an IP provider, a core developer, or other design company.
- Design structure 1720 comprises programmable device ( 1 ) in the form of schematics or HDL, a hardware-description language, (e.g., Verilog, VHDL, C, etc.).
- Design structure 1720 may be on one or more of machine readable medium 1675 as shown in FIG. 16 .
- design structure 1720 may be a text file or a graphical representation of programmable device ( 1 ).
- Design process 1710 synthesizes (or translates) programmable device ( 1 ) into a netlist 1780 , where netlist 1780 is, for example, a list of transistors, devices, macros, etc. and describes the connections to other elements and circuits in an integrated circuit design and recorded on at least one of machine readable medium 1675 .
- Design process 1710 includes using a variety of inputs; for example, inputs from library elements 1730 which may house a set of commonly used elements, circuits, and devices, including models, layouts, and symbolic representations, for a given manufacturing technology (e.g. different technology nodes, 32 nm, 45 nm, 90 nm, etc.), design specifications 1740 , characterization data 1750 , verification data 1760 , design rules 1770 , and test data files 1785 , which may include test patterns and other testing information.
- Design process 1710 further includes, for example, standard circuit design processes such as timing analysis, verification tools, design rule checkers, place and route tools, etc.
- standard circuit design processes such as timing analysis, verification tools, design rule checkers, place and route tools, etc.
- Design process 1710 translates programmable device ( 1 ), along with the rest of the integrated circuit design (if applicable), into a final design structure 1790 (e.g., information stored in a GDS storage medium).
- Final design structure 1790 may comprise information such as, for example, test data files, design content files, manufacturing data, layout parameters, wires, levels of metal, vias, shapes, test data, data for routing through the manufacturing line, and any other data required by a semiconductor manufacturer to produce programmable device ( 1 ).
- Final design structure 1790 may then proceed to a stage 1795 of design flow 1700 ; where stage 1795 is, for example, where final design structure 1790 : proceeds to tape-out, is released to manufacturing, is sent to another design house or is sent back to the customer.
- the present invention has applicability as design files containing E-fuses that may be employed during chip production, or within a deployed system to repair failing circuitry, or to customize a hardware or software application.
Abstract
Description
- This application is a continuation in part of pending U.S. application Ser. No. 10/552,971 filed Oct. 11, 2005, which is a continuation of PCT application serial no. PCT/U503/13392 filed 30 Apr. 2003, which claims priority of provisional application Ser. No. 60/462,568, filed 11 Apr. 2003; all assigned to the present assignee.
- The present invention relates to programmable semiconductor devices and, more particularly, to design structures which comprise such devices usable as semiconductor electronic (E) fuses.
- Semiconductor E-fuses in general are known. See, for example, U.S. Pat. No. 5,334,880, Low Voltage Programmable Storage Element, issued Aug. 2, 1994, by Abadeer et al., which is incorporated herein in its entirety.
- However, known semiconductor E-fuses have not proven to be entirely satisfactory. Programming in silicon-based semiconductor devices (e.g., fuses) can result in post collateral damage of the neighboring structures. This result typically forces a fuse pitch, or fuse cavity, set of rules that do not scale well with the technology feature rules from one generation to the next. Thus, fuse density and effectiveness of fuse repair, replacement, or customization are limited. Typically, such damage is caused by particulates from fuse blow. In addition, standard electrical programming of a conductive fuse is to change its resistance, either from an unprogrammed state having a low resistance to a programmed state having a high resistance, or from an unprogrammed state having a high resistance to a programmed state having a low resistance. See, for example, U.S. Pat. No. 5,334,880. Such fuses contain an initial resistance, R0±ΔR0, and a programmed resistance, Rp±ΔRp. It is the ±ΔRp that causes fuse read instability because this parameter is statistical in nature. The variations that cause the R0 and Rp distributions to approach each other cause practical limitations in interrogating a programmed fuse through a standard CMOS latching circuit. To overcome these limitations, the prior art has included additional fuses as reference elements in order to discriminate between a programmed and unprogrammed fuse. Such practices result in unwanted growth in the fuse bank area.
- The present invention overcomes this and other drawbacks by employing a device or fuse structure of a composite material that migrates during a programming event. The material that migrates (e.g., WSi2) changes state, and does not cause collateral damage during its migration or material reformation, and has a programmed state where ±ΔRp is preferably equal to zero. This allows for individual fuses to discriminate among themselves and to eliminate unwanted reference fuse elements, as well as the circuitry used to bias and compare against the reference fuse elements.
- According to the invention, a programmable device includes a substrate (10); an insulator (13) on the substrate; an elongated semiconductor material (12) on the insulator, the elongated semiconductor material having first and second ends, and an upper surface S; the first end (12 a) being substantially wider than the second end (12 b), and a metallic material (40) on the upper surface, said metallic material being physically migratable along the upper surfaces responsive to an electrical current I flowable through the elongated semiconductor material and the metallic material.
- A method of programming a device includes flowing an electrical current I through a device having a semiconductor alloy (40) disposed on a doped semiconductor line (12), for a time period such that a portion of the semiconductor alloy migrates from a first end (12 a) of the device to a location L proximate to a second end (12 b) of the device.
- A method of fabricating a programmed semiconductor device, includes providing a semiconductor substrate (10) having a thermal insulator (13); disposing an elongated semiconductor material (12) on the insulator, the semiconductor material having an upper surface S, a first resistivity, and two ends; disposing a metallic material (40) on the upper surface; the metallic material having a second resistivity much less than the first resistivity of the semiconductor material; flowing an electrical current I through the semiconductor material (12) and the metallic material (40) for a time period such that a portion of the metallic material migrates from one end (12 a) of the semiconductor material to the other end (12 b) and melts the semiconductor material to form an open circuit (90).
- It is a principal object of the present invention to provide a programmable semiconductor device which does not cause collateral damage to adjacent devices or other elements during programming.
- It is a further object of the present invention to provide a method of fabricating a programmable semiconductor device, which method is readily compatible with various standard MOS manufacturing processes.
- It is an additional object of the present invention to provide a method of programming a programmable semiconductor device which reduces collateral damages to neighboring structures.
- Further and still other objects of the present invention will become more readily apparent when the following detailed description is taken in conjunction with the accompanying drawings.
-
FIG. 1 is a side schematic view of a programmable semiconductor device according to one embodiment of the present invention. -
FIGS. 2-4 show top plan view photographs of devices according to the present invention when incompletely programmed (FIG. 2 ), completely programmed (FIG. 3 ) and overprogrammed (FIGS. 4 a, 4 b, 4 c). -
FIG. 5 a shows a top plan view photograph andFIG. 5 b a side sectional view photograph of a completely programmed device according to the invention. -
FIG. 6 is a flow diagram of major steps to calibrate parameters for programming a device (1) of the invention. -
FIGS. 7-10 show preferred salient process steps for fabricating an unprogrammed device according to the invention. -
FIG. 11 a shows a top plan schematic views of the preferred embodiment of the device (1) according to the invention, andFIG. 11 b shows the device (1) connected to an energy source for programming. -
FIGS. 12-15 are top schematic cross-sectional conceptual views into the direction of line AA, but rotated approximately 90° for easier explanation. -
FIG. 16 shows an example of a general-purpose computer system and machine readable medium for practicing the present invention. -
FIG. 17 shows an example design flow process of instantiating a design structure comprising an embodiment of the present invention into an IC design to create a final design structure. -
FIG. 1 shows a preferred programmable (un-programmed) semiconductor device (1) (e.g. fuse) in cross section. The fuse (1) includes an elongated semiconductor material (12) having a metallic material (40) disposed on an upper surface S. The material (12) is disposed on/over an isolation region (13) in a silicon substrate (10). Preferably, the unprogrammed fuse includes N+ polysilicon (90 nm height/thickness T1) (12) and WSi2 (55 nm height/thickness T2) (40). The region (13) is, for example, filled with an insulator such as an oxide. The region (13) is, for example, a known shallow trench isolation (STI) region. The device (1) includes a first end (12 a), a second end (12 b) and a central portion or link (12 c) connecting the first end (12 a) to the second end (12 b). Preferably, the link (12 c) and the second end (12 b), together, form a “T”-shaped member (FIG. 2 , andFIGS. 11 a, 11 b). - According to an important feature of the present invention, the resistivity of the metallic material (40) is much less than the resistivity of the semiconductor line (12). Preferably, the resistivity of the material (40) is in a range of approximately (±10%) 15 ohms per square to approximately 30 ohms per square, while the resistivity of the line (12) is in a range of approximately 100 ohms per square to approximately 200 ohms per square.
- Preferably, the resistivity of the material (40) and the line (12) combined is approximately 17 ohms per square to approximately 25 ohms per square.
- During programming, i.e., under suitable current, voltage and time conditions, the material (40) migrates from the first end (12 a) and the link (12 c), to a location “L” proximate to the second end (12 b), to accumulate and ultimately heat and melt the semiconductor material (21) at the location “L” to form an open circuit (90) (see
FIG. 15 ) within or at the location “L”. -
FIGS. 2 through 4 show an initial calibration used in determining the programming current and time required to rule out wafer level process variations when establishing the initial programming conditions.FIG. 2 shows an incomplete programming using 4.5V, 5 mA for 25 μS.FIG. 3 shows a typical preferred complete programming event at 4.5V, 5 mA for 250 μS. An open circuit (90) was formed at a location L proximate to the second end (12 b). The programming window was found to be compliant between 150 μS and 350 μS for this given technology. It was further determined that the fuse power and time scale with the technology feature, affording an electrical fuse that is reusable at nano scale technology nodes.FIGS. 4 a, b and c indicate various results of overprogramming, and the effect of tungsten available volume. - These
FIGS. 4 a, b, c show the over programming at 4.7V, 5 mA from 1 mS, 2 S, 4 S. The tungsten silicide (40) continues to migrate until it is depleted. The polysilicon line (12) still melts at the hottest spot, similar toFIG. 3 , but in the case of overprogramming the tungsten silicide (40) forms a bridge over the program location, as well as causing stress and damage in the nearby isolation trench. Although the line resistivity has significantly changed due to the migration of the tungsten silicide, and the inventors believe also the dopant, this is not considered a realizable fuse. However, this places a design guideline for a volume of the fuse metallic silicide as compared to a volume of the fuse neck at the programming location to avoid this overprogramming situation. This guideline can be used to size the area of the migrating terminal pad so as to eliminate the condition of excess metallic silicide. These conditions are technology dependent, and can be established at the onset of technology manufacturing. This implies a fuse test and evaluation process flow is an additional feature of this invention. The process flow is self-explanatory and is shown inFIG. 6 . -
FIGS. 5 a and 5 b show the result of program calibration on a random E-fuse of the invention. Programming occurs as a three stage event. Initially, as a current I is passed from the cathode to the anode terminals, the WSi2 (40) migrates between the two terminals, and is heated to approximately (±10%) 2160° C. The local heating of the underlying polysilicon line (12 or 21) from the WSi2 (40) and the subsequent opening (90) of the WSi2 shunted path to the N+ polysilicon only path results in the N+ polysilicon line opening (90) as shown inFIG. 5 b andFIG. 15 . Subsequent analysis of the E-fuse structure indicated the WSi2 as designed transformed into pure W, and all material was conserved. Also, collateral damage is eliminated. The open circuit as shown inFIGS. 5 a and 5 b provides the correlated feedback required in the calibration programming previously described. It is important to have a shunted N+ polysilicon migratable fuse for two reasons: it allows for low current uniform heating of the entire polysilicon line, without the requirement of large programming devices; and the migration of a hot refractory metal assists in the final link opening and programming, without causing debris surrounding the fuse that might cause subsequent reliability failure. - For the preferred fuse dimensions referenced in
FIG. 11 a, the optimum fuse programming cycle is: Voltage Source=4.5V, I=5 mA, Time=250 μS±100 μS. The heating of the metallic silicide (40) is approximately (±10%) 2160 degrees C. Under an electron wind, the metallic silicide (40) migrates as depicted in the following FIGS. (12-15), resulting in the final fuse programming, i.e., the opening of polysilicon line (21) as physically shown inFIG. 15 . Nothing happens to the surrounding isolation oxide (13).Locations FIG. 11 ) and current flow I. - GC=polysilicon,
- CG=electrical contact to the polysilicon,
- M0=metal zero (first metal to pad connections), and
- Notch (optional)=notch in polysilicon pad.
-
FIGS. 7-10 show preferred process steps for fabricating the preferred embodiment of the fuse shown inFIG. 1 . - The process of fabricating the fuse of
FIG. 1 will be well understood by those skilled in the art in view of the instant disclosure. - As shown in
FIG. 7 , provide a substrate (10) which is bulk silicon, silicon-on-insulator or any other suitable substrate. Mask and etch shallow trench isolation region (11) (STI), fill trench (11) with an oxide (13), planarize (e.g., CMP) to a top silicon surface (14), grow gate oxide (12) for proposed active devices D which typically would be formed with the fuse (1). Devices D are, for example, MOS devices such as FETs. - In
FIG. 8 , dispose (e.g., deposit) polysilicon (22, 21) (doped N or P, or undoped). Pattern with a photoresist mask (20), etch and define active (22) and fuse (21) regions. See, for example, U.S. Pat. Nos. 4,229,502 and 4,309,224, which are incorporated herein by reference in their entireties. - In
FIG. 9 , form sidewall spacers (30) with a conventional dielectric material. - In
FIG. 10 , suitably implant (41) into proposed FETs D and into the polysilicon (21)—if not in-situ doped polysilicon. Form metallic silicide region (40) by conventional techniques such as deposition (thermal evaporation of WSi2, sputter deposition, etc.). The metallic silicide (40) preferably is WSi2, but can be CoSi2, TiSi2, NiSi2, NiSi, PtSi, PtSi2 and others with like electrical and thermal properties. The fuse region is shown between the vertical dashed lines ofFIG. 10 . Suitable annealing steps can also be performed, and the spacers can be removed. See, for example, the book VLSI Technology, by Sze et al., (1988, 2nd edition, McGraw Hill) for discussions of various process steps, which book is hereby incorporated by reference. -
FIG. 11 shows top views of the fuse, showing the fuse link width equal to 0.196 μm, and a fuse link (central portion) length of 1.862 μm. Of course, fuse link widths can be <<0.2 μm, i.e., 1 μm and below. It is important that all of the poly (12, 21) sits over the isolation (13), such that a thermal path is directed towards heating the metallic silicide (40) during a programming event. Metallic silicide is migrated from the huge negative terminal source and flows to the positive source via an electron wind. The positive source area must be <<than the negative source area to allow the silicide to recrystallize within the underlying poly, and to heat the poly uniformly at the recrystalline point L so as to break (90) the line (12, 21) through heating. -
FIGS. 12-15 show top schematic conceptual views useful for understanding the programming process of the present invention. The silicide (40) is driven from the negative terminal and piles up at the positive terminal where the polysilicon is heated and subsequently forms an open circuit, where ΔRp=0. A cross section shows the recrystallization of the silicide near (proximate) the point of programming versus the original “skin” silicide layer (40) over the negative terminal. No damage of the surrounding oxide is evident. It is an important criterion that the resistivity of the metallic silicide (40) be <<than that of the underlying polysilicon (12, 21). The materials described as examples meet this criterion. - Any metallic silicide (NiSi2, CoSi2 as examples) will react in the same manner as the tungsten silicide cladding layer we describe; i.e., we can drive a silicide along/down the line and force it to melt/annihilate the polysilicon layer (12, 21) underneath it due to the increased temperature of the “piled” metallic layer (71).
-
FIG. 12 shows a top view in cross section through the fuse prior to programming, showing isolation oxide (13), doped polysilicon (21), and homogeneous silicide layer (40) as formed. - As shown in
FIG. 13 , during programming, current I is driven through the fuse at a given voltage V. Current conducts primarily through the low resistance silicide layer, and the electron wind produced by the current migrates the silicide (40) towards the end of the link as shown by the absence of the silicide on one end of the line (70) and the buildup of the silicide at the far end of the line (71). The total volume of silicide is conserved within the line. Silicide continues to react with the polysilicon at the end of the line. -
FIG. 14 shows, just prior to final programming, the migrated silicide (71) that consumes the entire end of the polysilicon line where the surrounding polysilicon is heated beyond its respective melting point. Current continues to flow, and silicide continues to migrate. - In
FIG. 15 , programming is accomplished by removing the applied voltage and current, and the fuse link polysilicon (12, 12 c) is pulled back into the migrated silicide (71), forming, in effect, an electrical open circuit (90). - To summarize: a low resistance layer (40) directly in contact, or chemically reacted with, a polysilicon layer (21) under a current I drive cathode to anode is used subsequently to melt a polysilicon line (21) at a location (90) and, thus, form/program a permanent antifuse.
-
FIG. 16 illustrates a block diagram of a general-purpose computer system which can be used to implement the system and method described herein. The system and method may be coded as a set of instructions on removable or hard media for use by general-purpose computer.FIG. 16 is a schematic block diagram of a general-purpose computer for practicing the present invention and includescomputer system 1600, which has at least one microprocessor or central processing unit (CPU) 1605.CPU 1605 is interconnected via a system bus 1620 to machinereadable media 1675, which includes, for example, a random access memory (RAM) 1610, a read-only memory (ROM) 1615, a removable and/orprogram storage device 1655 and a mass data and/orprogram storage device 1650. An input/output (I/O)adapter 1630 connectsmass storage device 1650 andremovable storage device 1655 to system bus 1620. A user interface 1635 connects akeyboard 1665 and amouse 1660 to system bus 1620, and aport adapter 1625 connects adata port 1645 to system bus 1620 and adisplay adapter 1640 connect adisplay device 1670.ROM 1615 contains the basic operating system forcomputer system 1600. Examples of removable data and/orprogram storage device 1655 include magnetic media such as floppy drives, tape drives, portable flash drives, zip drives, and optical media such as CD ROM or DVD drives. Examples of mass data and/orprogram storage device 1650 include hard disk drives and non-volatile memory such as flash memory. In addition tokeyboard 1665 andmouse 1660, other user input devices such as trackballs, writing tablets, pressure pads, microphones, light pens and position-sensing screen displays may be connected to user interface 1635. Examples ofdisplay device 1670 include cathode-ray tubes (CRT) and liquid crystal displays (LCD). - A machine readable computer program may be created by one of skill in the art and stored in
computer system 1600 or a data and/or any one or more of machine readable medium 1675 to simplify the practicing of this invention. In operation, information for the computer program created to run the present invention is loaded on the appropriate removable data and/orprogram storage device 1655, fed throughdata port 1645 or entered usingkeyboard 1665. A user controls the program by manipulating functions performed by the computer program and providing other data inputs via any of the above mentioned data input means.Display device 1670 provides a means for the user to accurately control the computer program and perform the desired tasks described herein. -
FIG. 17 shows a block diagram of anexample design flow 1700.Design flow 1700 may vary depending on the type of IC being designed. For example, adesign flow 1700 for building an application specific IC (ASIC) will differ from adesign flow 1700 for designing a standard component.Design structure 1720 is an input to adesign process 1710 and may come from an IP provider, a core developer, or other design company.Design structure 1720 comprises programmable device (1) in the form of schematics or HDL, a hardware-description language, (e.g., Verilog, VHDL, C, etc.).Design structure 1720 may be on one or more of machine readable medium 1675 as shown inFIG. 16 . For example,design structure 1720 may be a text file or a graphical representation of programmable device (1).Design process 1710 synthesizes (or translates) programmable device (1) into anetlist 1780, wherenetlist 1780 is, for example, a list of transistors, devices, macros, etc. and describes the connections to other elements and circuits in an integrated circuit design and recorded on at least one of machinereadable medium 1675. -
Design process 1710 includes using a variety of inputs; for example, inputs fromlibrary elements 1730 which may house a set of commonly used elements, circuits, and devices, including models, layouts, and symbolic representations, for a given manufacturing technology (e.g. different technology nodes, 32 nm, 45 nm, 90 nm, etc.),design specifications 1740,characterization data 1750,verification data 1760,design rules 1770, and test data files 1785, which may include test patterns and other testing information.Design process 1710 further includes, for example, standard circuit design processes such as timing analysis, verification tools, design rule checkers, place and route tools, etc. One of ordinary skill in the art of integrated circuit design can appreciate the extent of possible electronic design automation tools and applications used indesign process 1710 without deviating from the scope and spirit of the invention. - Ultimately
design process 1710 translates programmable device (1), along with the rest of the integrated circuit design (if applicable), into a final design structure 1790 (e.g., information stored in a GDS storage medium).Final design structure 1790 may comprise information such as, for example, test data files, design content files, manufacturing data, layout parameters, wires, levels of metal, vias, shapes, test data, data for routing through the manufacturing line, and any other data required by a semiconductor manufacturer to produce programmable device (1).Final design structure 1790 may then proceed to astage 1795 ofdesign flow 1700; wherestage 1795 is, for example, where final design structure 1790: proceeds to tape-out, is released to manufacturing, is sent to another design house or is sent back to the customer. - While there has been shown and described what is at present considered a preferred embodiment of the present invention, it will be readily understood by those skilled in the art that various changes and modification may be made therein without departing from the spirit and scope of the present invention which shall be limited only by the scope of the claims.
- The present invention has applicability as design files containing E-fuses that may be employed during chip production, or within a deployed system to repair failing circuitry, or to customize a hardware or software application.
Claims (17)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/768,208 US20070298526A1 (en) | 2003-04-11 | 2007-06-26 | Programmable semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US46256803P | 2003-04-11 | 2003-04-11 | |
PCT/US2003/013392 WO2004100271A1 (en) | 2003-04-11 | 2003-04-30 | Programmable semiconductor device |
US55297106A | 2006-10-18 | 2006-10-18 | |
US11/768,208 US20070298526A1 (en) | 2003-04-11 | 2007-06-26 | Programmable semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US55297106A Continuation-In-Part | 2003-04-11 | 2006-10-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070298526A1 true US20070298526A1 (en) | 2007-12-27 |
Family
ID=33434928
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/552,971 Expired - Fee Related US7872897B2 (en) | 2003-04-11 | 2003-04-30 | Programmable semiconductor device |
US11/768,208 Abandoned US20070298526A1 (en) | 2003-04-11 | 2007-06-26 | Programmable semiconductor device |
US12/911,379 Expired - Lifetime US8184465B2 (en) | 2003-04-11 | 2010-10-25 | Programmable semiconductor device |
US13/427,162 Expired - Lifetime US8724365B2 (en) | 2003-04-11 | 2012-03-22 | Programmable semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/552,971 Expired - Fee Related US7872897B2 (en) | 2003-04-11 | 2003-04-30 | Programmable semiconductor device |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/911,379 Expired - Lifetime US8184465B2 (en) | 2003-04-11 | 2010-10-25 | Programmable semiconductor device |
US13/427,162 Expired - Lifetime US8724365B2 (en) | 2003-04-11 | 2012-03-22 | Programmable semiconductor device |
Country Status (8)
Country | Link |
---|---|
US (4) | US7872897B2 (en) |
EP (1) | EP1618609A4 (en) |
JP (1) | JP4594740B2 (en) |
KR (1) | KR100694644B1 (en) |
CN (1) | CN1720621A (en) |
AU (1) | AU2003304110A1 (en) |
TW (1) | TWI303479B (en) |
WO (1) | WO2004100271A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090052153A1 (en) * | 2007-08-24 | 2009-02-26 | Hanyi Ding | On chip shielding structure for integrated circuits or devices on a substrate and method of shielding |
US20090055790A1 (en) * | 2007-08-24 | 2009-02-26 | International Business Machines Corporation | Design structure for on chip shielding structure for integrated circuits or devices on a substrate |
US9741658B2 (en) | 2009-10-30 | 2017-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical fuse structure and method of formation |
US9865536B2 (en) | 2009-10-30 | 2018-01-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical fuse structure and method of formation |
DE102010045073B4 (en) * | 2009-10-30 | 2021-04-22 | Taiwan Semiconductor Mfg. Co., Ltd. | Electrical fuse structure |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7242072B2 (en) | 2004-11-23 | 2007-07-10 | International Business Machines Corporation | Electrically programmable fuse for silicon-on-insulator (SOI) technology |
US7254078B1 (en) | 2006-02-22 | 2007-08-07 | International Business Machines Corporation | System and method for increasing reliability of electrical fuse programming |
US7723820B2 (en) | 2006-12-28 | 2010-05-25 | International Business Machines Corporation | Transistor based antifuse with integrated heating element |
US7674691B2 (en) | 2007-03-07 | 2010-03-09 | International Business Machines Corporation | Method of manufacturing an electrical antifuse |
US7714326B2 (en) | 2007-03-07 | 2010-05-11 | International Business Machines Corporation | Electrical antifuse with integrated sensor |
US7732893B2 (en) | 2007-03-07 | 2010-06-08 | International Business Machines Corporation | Electrical fuse structure for higher post-programming resistance |
US7851885B2 (en) | 2007-03-07 | 2010-12-14 | International Business Machines Corporation | Methods and systems involving electrically programmable fuses |
US20080258255A1 (en) * | 2007-04-23 | 2008-10-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Electromigration Aggravated Electrical Fuse Structure |
US8615205B2 (en) * | 2007-12-18 | 2013-12-24 | Qualcomm Incorporated | I-Q mismatch calibration and method |
JP2009206490A (en) * | 2008-01-30 | 2009-09-10 | Elpida Memory Inc | Semiconductor device and method of manufacturing the same |
US8970272B2 (en) | 2008-05-15 | 2015-03-03 | Qualcomm Incorporated | High-speed low-power latches |
US8712357B2 (en) * | 2008-11-13 | 2014-04-29 | Qualcomm Incorporated | LO generation with deskewed input oscillator signal |
US8718574B2 (en) | 2008-11-25 | 2014-05-06 | Qualcomm Incorporated | Duty cycle adjustment for a local oscillator signal |
US8847638B2 (en) | 2009-07-02 | 2014-09-30 | Qualcomm Incorporated | High speed divide-by-two circuit |
US8791740B2 (en) | 2009-07-16 | 2014-07-29 | Qualcomm Incorporated | Systems and methods for reducing average current consumption in a local oscillator path |
KR20120050338A (en) * | 2010-11-10 | 2012-05-18 | 삼성전자주식회사 | Electrical fuse using junction breakdown and semiconductor integrated circuit |
US8854098B2 (en) | 2011-01-21 | 2014-10-07 | Qualcomm Incorporated | System for I-Q phase mismatch detection and correction |
US9154077B2 (en) | 2012-04-12 | 2015-10-06 | Qualcomm Incorporated | Compact high frequency divider |
KR101639958B1 (en) * | 2012-07-10 | 2016-07-14 | 엠파이어 테크놀로지 디벨롭먼트 엘엘씨 | Social network limited offer distribution |
US20140164087A1 (en) * | 2012-12-06 | 2014-06-12 | Capital One Financial Corporation | Systems and methods for social media influence based rewards |
US9059170B2 (en) | 2013-02-06 | 2015-06-16 | International Business Machines Corporation | Electronic fuse having a damaged region |
US20140278871A1 (en) * | 2013-03-15 | 2014-09-18 | Philip John MacGregor | Providing incentives to a user of a social networking system based on an action of the user |
US9646929B2 (en) | 2013-06-13 | 2017-05-09 | GlobalFoundries, Inc. | Making an efuse |
US9773632B2 (en) | 2015-09-08 | 2017-09-26 | Micron Technology, Inc. | Fuse element assemblies |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4229502A (en) * | 1979-08-10 | 1980-10-21 | Rca Corporation | Low-resistivity polycrystalline silicon film |
US4309224A (en) * | 1978-10-06 | 1982-01-05 | Tokyo Shibaura Denki Kabushiki Kaisha | Method for manufacturing a semiconductor device |
US5334880A (en) * | 1991-04-30 | 1994-08-02 | International Business Machines Corporation | Low voltage programmable storage element |
US5412593A (en) * | 1994-01-12 | 1995-05-02 | Texas Instruments Incorporated | Fuse and antifuse reprogrammable link for integrated circuits |
US5903041A (en) * | 1994-06-21 | 1999-05-11 | Aptix Corporation | Integrated two-terminal fuse-antifuse and fuse and integrated two-terminal fuse-antifuse structures incorporating an air gap |
US6080649A (en) * | 1996-01-08 | 2000-06-27 | Siemens Aktiengesellschaft | Fusible link in an integrated semiconductor circuit and process for producing the fusible link |
US6084796A (en) * | 1996-05-30 | 2000-07-04 | Axon Technologies Corporation | Programmable metallization cell structure and method of making same |
US6418049B1 (en) * | 1997-12-04 | 2002-07-09 | Arizona Board Of Regents | Programmable sub-surface aggregating metallization structure and method of making same |
US6433404B1 (en) * | 2000-02-07 | 2002-08-13 | Infineon Technologies Ag | Electrical fuses for semiconductor devices |
US20030094671A1 (en) * | 2001-11-20 | 2003-05-22 | Stribley Paul Ronald | Antifuses |
US6617914B1 (en) * | 2002-03-05 | 2003-09-09 | Infineon Technologies Ag | Electrical antifuse with external capacitance |
US6624499B2 (en) * | 2002-02-28 | 2003-09-23 | Infineon Technologies Ag | System for programming fuse structure by electromigration of silicide enhanced by creating temperature gradient |
US6661330B1 (en) * | 2002-07-23 | 2003-12-09 | Texas Instruments Incorporated | Electrical fuse for semiconductor integrated circuits |
US6933591B1 (en) * | 2003-10-16 | 2005-08-23 | Altera Corporation | Electrically-programmable integrated circuit fuses and sensing circuits |
US6944054B2 (en) * | 2003-03-28 | 2005-09-13 | Nantero, Inc. | NRAM bit selectable two-device nanotube array |
US7005727B2 (en) * | 2001-12-28 | 2006-02-28 | Intel Corporation | Low cost programmable CPU package/substrate |
US20060087001A1 (en) * | 2004-10-21 | 2006-04-27 | International Business Machines Corporation | Programmable semiconductor device |
US20060102982A1 (en) * | 2004-11-12 | 2006-05-18 | International Business Machines Corporation | Antifuse structure having an integrated heating element |
US7242072B2 (en) * | 2004-11-23 | 2007-07-10 | International Business Machines Corporation | Electrically programmable fuse for silicon-on-insulator (SOI) technology |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2728412B2 (en) | 1987-12-25 | 1998-03-18 | 株式会社日立製作所 | Semiconductor device |
US5015604A (en) | 1989-08-18 | 1991-05-14 | North American Philips Corp., Signetics Division | Fabrication method using oxidation to control size of fusible link |
JP2982497B2 (en) | 1992-06-25 | 1999-11-22 | セイコーエプソン株式会社 | Semiconductor device |
JPH0745790A (en) * | 1993-08-02 | 1995-02-14 | Nec Corp | Semiconductor integrated circuit device and manufacture thereof |
US6337507B1 (en) * | 1995-09-29 | 2002-01-08 | Intel Corporation | Silicide agglomeration fuse device with notches to enhance programmability |
US5976943A (en) * | 1996-12-27 | 1999-11-02 | Vlsi Technology, Inc. | Method for bi-layer programmable resistor |
FR2760563A1 (en) | 1997-03-07 | 1998-09-11 | Sgs Thomson Microelectronics | PSEUDOFUSIBLE AND APPLICATION TO A CIRCUIT FOR ESTABLISHING A LOCKING WEIGHER AT POWER ON |
JPH11195711A (en) | 1997-10-27 | 1999-07-21 | Seiko Epson Corp | Semiconductor device and manufacture thereof |
US6008523A (en) | 1998-08-26 | 1999-12-28 | Siemens Aktiengesellschaft | Electrical fuses with tight pitches and method of fabrication in semiconductors |
US6368902B1 (en) | 2000-05-30 | 2002-04-09 | International Business Machines Corporation | Enhanced efuses by the local degradation of the fuse link |
US6642601B2 (en) * | 2000-12-18 | 2003-11-04 | Texas Instruments Incorporated | Low current substantially silicide fuse for integrated circuits |
US20030025177A1 (en) | 2001-08-03 | 2003-02-06 | Chandrasekharan Kothandaraman | Optically and electrically programmable silicided polysilicon fuse device |
US7180102B2 (en) * | 2003-09-30 | 2007-02-20 | Agere Systems Inc. | Method and apparatus for using cobalt silicided polycrystalline silicon for a one time programmable non-volatile semiconductor memory |
US7417300B2 (en) * | 2006-03-09 | 2008-08-26 | International Business Machines Corporation | Electrically programmable fuse structures with narrowed width regions configured to enhance current crowding and methods of fabrication thereof |
-
2003
- 2003-04-30 EP EP03816906A patent/EP1618609A4/en not_active Withdrawn
- 2003-04-30 WO PCT/US2003/013392 patent/WO2004100271A1/en active Application Filing
- 2003-04-30 CN CNA03825784XA patent/CN1720621A/en active Pending
- 2003-04-30 US US10/552,971 patent/US7872897B2/en not_active Expired - Fee Related
- 2003-04-30 KR KR1020057017006A patent/KR100694644B1/en not_active IP Right Cessation
- 2003-04-30 JP JP2004571666A patent/JP4594740B2/en not_active Expired - Fee Related
- 2003-04-30 AU AU2003304110A patent/AU2003304110A1/en not_active Abandoned
-
2004
- 2004-04-07 TW TW093109629A patent/TWI303479B/en active
-
2007
- 2007-06-26 US US11/768,208 patent/US20070298526A1/en not_active Abandoned
-
2010
- 2010-10-25 US US12/911,379 patent/US8184465B2/en not_active Expired - Lifetime
-
2012
- 2012-03-22 US US13/427,162 patent/US8724365B2/en not_active Expired - Lifetime
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4309224A (en) * | 1978-10-06 | 1982-01-05 | Tokyo Shibaura Denki Kabushiki Kaisha | Method for manufacturing a semiconductor device |
US4229502A (en) * | 1979-08-10 | 1980-10-21 | Rca Corporation | Low-resistivity polycrystalline silicon film |
US5334880A (en) * | 1991-04-30 | 1994-08-02 | International Business Machines Corporation | Low voltage programmable storage element |
US5412593A (en) * | 1994-01-12 | 1995-05-02 | Texas Instruments Incorporated | Fuse and antifuse reprogrammable link for integrated circuits |
US5903041A (en) * | 1994-06-21 | 1999-05-11 | Aptix Corporation | Integrated two-terminal fuse-antifuse and fuse and integrated two-terminal fuse-antifuse structures incorporating an air gap |
US6080649A (en) * | 1996-01-08 | 2000-06-27 | Siemens Aktiengesellschaft | Fusible link in an integrated semiconductor circuit and process for producing the fusible link |
US6084796A (en) * | 1996-05-30 | 2000-07-04 | Axon Technologies Corporation | Programmable metallization cell structure and method of making same |
US6418049B1 (en) * | 1997-12-04 | 2002-07-09 | Arizona Board Of Regents | Programmable sub-surface aggregating metallization structure and method of making same |
US6433404B1 (en) * | 2000-02-07 | 2002-08-13 | Infineon Technologies Ag | Electrical fuses for semiconductor devices |
US20030094671A1 (en) * | 2001-11-20 | 2003-05-22 | Stribley Paul Ronald | Antifuses |
US7005727B2 (en) * | 2001-12-28 | 2006-02-28 | Intel Corporation | Low cost programmable CPU package/substrate |
US6624499B2 (en) * | 2002-02-28 | 2003-09-23 | Infineon Technologies Ag | System for programming fuse structure by electromigration of silicide enhanced by creating temperature gradient |
US6617914B1 (en) * | 2002-03-05 | 2003-09-09 | Infineon Technologies Ag | Electrical antifuse with external capacitance |
US6661330B1 (en) * | 2002-07-23 | 2003-12-09 | Texas Instruments Incorporated | Electrical fuse for semiconductor integrated circuits |
US6944054B2 (en) * | 2003-03-28 | 2005-09-13 | Nantero, Inc. | NRAM bit selectable two-device nanotube array |
US6933591B1 (en) * | 2003-10-16 | 2005-08-23 | Altera Corporation | Electrically-programmable integrated circuit fuses and sensing circuits |
US20060087001A1 (en) * | 2004-10-21 | 2006-04-27 | International Business Machines Corporation | Programmable semiconductor device |
US20060102982A1 (en) * | 2004-11-12 | 2006-05-18 | International Business Machines Corporation | Antifuse structure having an integrated heating element |
US7242072B2 (en) * | 2004-11-23 | 2007-07-10 | International Business Machines Corporation | Electrically programmable fuse for silicon-on-insulator (SOI) technology |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090052153A1 (en) * | 2007-08-24 | 2009-02-26 | Hanyi Ding | On chip shielding structure for integrated circuits or devices on a substrate and method of shielding |
US20090055790A1 (en) * | 2007-08-24 | 2009-02-26 | International Business Machines Corporation | Design structure for on chip shielding structure for integrated circuits or devices on a substrate |
US8566759B2 (en) * | 2007-08-24 | 2013-10-22 | International Business Machines Corporation | Structure for on chip shielding structure for integrated circuits or devices on a substrate |
US8589832B2 (en) | 2007-08-24 | 2013-11-19 | International Business Machines Corporation | On chip shielding structure for integrated circuits or devices on a substrate and method of shielding |
US9741658B2 (en) | 2009-10-30 | 2017-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical fuse structure and method of formation |
US9865536B2 (en) | 2009-10-30 | 2018-01-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical fuse structure and method of formation |
DE102010045073B4 (en) * | 2009-10-30 | 2021-04-22 | Taiwan Semiconductor Mfg. Co., Ltd. | Electrical fuse structure |
US11309244B2 (en) | 2009-10-30 | 2022-04-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Electrical fuse structure and method of formation |
US11410925B2 (en) | 2009-10-30 | 2022-08-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical fuse structure and method of formation |
Also Published As
Publication number | Publication date |
---|---|
CN1720621A (en) | 2006-01-11 |
JP4594740B2 (en) | 2010-12-08 |
US8184465B2 (en) | 2012-05-22 |
US20120178239A1 (en) | 2012-07-12 |
JP2006514782A (en) | 2006-05-11 |
US20110032025A1 (en) | 2011-02-10 |
EP1618609A1 (en) | 2006-01-25 |
EP1618609A4 (en) | 2009-10-28 |
KR100694644B1 (en) | 2007-03-13 |
US7872897B2 (en) | 2011-01-18 |
TW200534466A (en) | 2005-10-16 |
US8724365B2 (en) | 2014-05-13 |
WO2004100271A1 (en) | 2004-11-18 |
KR20050112099A (en) | 2005-11-29 |
AU2003304110A1 (en) | 2004-11-26 |
US20070242548A1 (en) | 2007-10-18 |
TWI303479B (en) | 2008-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070298526A1 (en) | Programmable semiconductor device | |
US7531388B2 (en) | Electrically programmable fuse structures with narrowed width regions configured to enhance current crowding and methods of fabricating thereof | |
JP5253522B2 (en) | Integrated circuit having MOSFET fuse element | |
US7960809B2 (en) | eFuse with partial SiGe layer and design structure therefor | |
US7572724B2 (en) | Doped single crystal silicon silicided eFuse | |
US6433404B1 (en) | Electrical fuses for semiconductor devices | |
US8625324B2 (en) | Non-salicide polysilicon fuse | |
US6337507B1 (en) | Silicide agglomeration fuse device with notches to enhance programmability | |
JP3256626B2 (en) | Semiconductor device | |
US20100090751A1 (en) | Electrical Fuse Structure and Method | |
WO2003073503A2 (en) | Fuse structure programming by electromigration of silicide enhanced by creating temperature gradient | |
US20080029843A1 (en) | E-Fuse and Method for Fabricating E-Fuses Integrating Polysilicon Resistor Masks | |
EP1831927B1 (en) | An anti-fuse cell and its manufacturing process | |
JPH07335761A (en) | Self-cooling fuse that is electrically programmable | |
TW200903799A (en) | Electrical antifuse, method of manufacture and method of programming | |
JP2003174087A (en) | Programmable element, programmable circuit and semiconductor device | |
US20070210411A1 (en) | Electrically programmable fuse structures with terminal portions residing at different heights, and methods of fabrication thereof | |
US7745855B2 (en) | Single crystal fuse on air in bulk silicon | |
JPS63160268A (en) | Programmable mos memeory employing metal fusible link and manufacture of the same | |
US7784009B2 (en) | Electrically programmable π-shaped fuse structures and design process therefore | |
JP2006173485A (en) | Electronic device and its manufacturing method | |
JP4223283B2 (en) | Semiconductor device provided with electrically writable nonvolatile memory element | |
US20040038458A1 (en) | Semiconductor fuses, semiconductor devices containing the same, and methods of making and using the same | |
US20090040006A1 (en) | Electrical fuse with enhanced programming current divergence | |
Roizin et al. | Dedicated Design Rules for Memory Modules |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BERRY, WAYNE S;FIFIELD, JOHN ATKINSON;GUTHRIE, WILLIAM H;AND OTHERS;REEL/FRAME:019475/0470;SIGNING DATES FROM 20070614 TO 20070625 Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BERRY, WAYNE S;FIFIELD, JOHN ATKINSON;GUTHRIE, WILLIAM H;AND OTHERS;SIGNING DATES FROM 20070614 TO 20070625;REEL/FRAME:019475/0470 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |