US20070254406A1 - Method for manufacturing stacked package structure - Google Patents
Method for manufacturing stacked package structure Download PDFInfo
- Publication number
- US20070254406A1 US20070254406A1 US11/819,624 US81962407A US2007254406A1 US 20070254406 A1 US20070254406 A1 US 20070254406A1 US 81962407 A US81962407 A US 81962407A US 2007254406 A1 US2007254406 A1 US 2007254406A1
- Authority
- US
- United States
- Prior art keywords
- chip
- package structure
- electrical connection
- forming
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06589—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1052—Wire or wire-like electrical connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
- H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19106—Disposition of discrete passive components in a mirrored arrangement on two different side of a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Definitions
- the present invention relates to a system-in-package (SiP) structure and a method for manufacturing the same, and more particularly, to a stacked package structure and a method for manufacturing the same.
- SiP system-in-package
- the demand for low cost, small size, and more functionality has become the main driving force in the electronic industry.
- advanced packaging techniques like flip chip, chip scale package, wafer level packaging, and 3D packages have been developed.
- the 3D packaging technique is developed to integrate dies, packages and passive components into one package, in other words, to achieve system in a package solution.
- the integration can be made in side-by-side, stacked, or both manners.
- the outstanding advantages of 3D package are small footprint, high performance and low cost.
- FIGS. 1 to 3 are schematic flow diagrams showing the process for manufacturing a conventional stacked package structure.
- a chip package structure 100 is firstly provided typically, in which the chip package structure 100 is generally a chip scale package (CSP).
- the chip package structure 100 mainly includes a substrate 102 , a chip 104 , an encapsulant 108 and solder balls 110 , such as shown in FIG. 1 .
- the chip 104 is attached on a top surface 112 of the substrate 102 , and is electrically connected to pads (not shown) of the substrate 102 by wires 106 .
- the encapsulant 108 is formed on the top surface 112 of the substrate 102 and fully covers the chip 104 , the wires 106 and the top surface 112 of the substrate 102 .
- the solder balls 110 are set on the outer portion of a bottom surface 114 of the substrate 102 , in which the solder balls 110 are electrically connected to the chip 104 .
- the chip package structure 200 is mainly composed of a substrate 202 , a chip 204 , an encapsulant 208 and solder balls 210 , such as shown in FIG. 2 .
- the chip 204 is attached on a top surface 212 of the substrate 202 , and is electrically connected to pads (not shown) of the substrate 202 by wires 206 .
- the encapsulant 208 is formed on a portion of the top surface 212 of the substrate 202 and fully covers the chip 204 and the wires 206 .
- the solder balls 210 are set on a bottom surface 214 of the substrate 202 , in which the solder balls 210 are electrically connected to the chip 204 .
- the top surface 212 of the substrate 202 of the chip package structure 200 further includes a plurality of connection pads 216 deposed thereon, in which the locations of the connection pads 216 are corresponding to that of the solder balls 110 on the bottom surface 114 of the substrate 102 .
- the chip package structure 100 is stacked on the chip package structure 200 , and the solder balls 110 of the chip package structure 100 are respectively connected to the corresponding connection pads 216 .
- a reflow step is performed, so as to connect the solder balls 110 of the chip package structure 100 to the connection pads 216 of the chip package structure 200 to complete the stacked package structure 250 .
- connection treatment of the chip package structure 100 and the chip package structure 200 warpage will occur in the chip package structure 100 and the chip package structure 200 , especially the chip package structure 100 .
- the room between the substrate 102 of the chip package structure 100 and the substrate 202 of the chip package structure 200 is still large, and the connection locations between the chip package structure 100 and the chip package structure 200 are at the outer region, so that a cold joint occurs between the chip package structure 100 and the chip package structure 200 .
- the reliability of the stacked package structure is seriously deteriorated, the yield of the package process is greatly reduced, and the cost is substantially increased.
- one objective of the present invention is to provide a method for manufacturing a stacked package structure, which can reduce the area occupied by the package structure to greatly decrease the area of a printed circuit board.
- Another objective of the present invention is to provide a method for manufacturing a stacked package structure, which can integrate the connection between an upper chip package structure and a bottom chip package structure.
- Still another objective of the present invention is to provide a method for manufacturing a stacked package structure, which can effectively avoid warpage from occurring in the connection of chip package structures, and prevent a cold joint condition from occurring between the chip package structures, so as to greatly enhance the yield of the stacked package structure.
- the present invention provides a method for manufacturing a stacked package structure, comprising: forming a first chip package structure, comprising: providing a first chip carrier having a first surface and a second surface in opposition to each other; forming a plurality of bonding wires on the first surface of the first chip carrier; providing at least one first chip on and electrically connected to the first surface of the first chip carrier, wherein each bonding wire is higher than the at least one first chip in altitude; and forming an encapsulant covering the first surface of the first chip carrier, the at least one first chip and the bonding wires, wherein at least one top end of each bonding wire is exposed at a surface of the encapsulant; and providing a second chip package structure electrically connected to and stacked on the first chip package structure.
- the step of providing the second chip structure comprises: providing a second substrate having a first surface and a second surface in opposition to each other; forming a plurality of electrical connection devices on the first surface of the second substrate; providing at least one second chip on and electrically connected to the first surface of the second substrate, wherein each electrical connection device is higher than the at least one second chip in altitude; and forming another encapsulant covering the first surface of the second substrate, the at least one second chip and the electrical connection devices, wherein a top end of each electrical connection device is exposed at a surface of the another encapsulant.
- FIGS. 1 to 3 are schematic flow diagrams showing the process for manufacturing a conventional stacked package structure.
- FIGS. 4 to 9 b are schematic flow diagrams showing the process for manufacturing a stacked package structure in accordance with a first preferred embodiment of the present invention, wherein FIG. 7 d is a cross-sectional view of a package structure in accordance with another embodiment of the present invention.
- FIG. 9 c is a cross-sectional view of a stacked package structure in accordance with another embodiment of the present invention.
- FIGS. 10 a and 10 b are cross-sectional views of a stacked package structure in accordance with a second preferred embodiment of the present invention.
- FIGS. 11 a and 11 b are cross-sectional views of a stacked package structure in accordance with a third preferred embodiment of the present invention.
- FIG. 12 a is a cross-sectional view of a substrate of a stacked package structure in accordance with a fourth preferred embodiment of the present invention.
- FIGS. 12 b and 12 c are cross-sectional views of a stacked package structure in accordance with a fourth preferred embodiment of the present invention.
- the present invention discloses a stacked package structure and a method for manufacturing the same. In order to make the illustration of the present invention more explicit and complete, the following description is stated with reference to FIGS. 4 to 12 c.
- FIGS. 4 to 9 b and FIG. 12 a are schematic flow diagrams showing the process for manufacturing a stacked package structure in accordance with a first preferred embodiment of the present invention.
- a chip package structure 324 a such as illustrated in FIG. 8 , is typically formed firstly.
- a substrate 300 a or a substrate 300 b is provided, in which the substrate 300 a or the substrate 300 b may be a printed circuit board, for example.
- the substrate 300 a or 300 b can be replaced by other chip carrier, such as a QFP leadframe or a QFN leadframe.
- the substrate 300 a has a surface 326 a and a surface 328 a in opposition to each other, while the substrate 300 b has a surface 326 b and a surface 328 b in opposition to each other.
- the connection devices 312 d are preferably deposed on the periphery of the substrate 326 b ; when the substrate 300 a is provided by a supplier, no device is set on the opposite surface 326 a and the surface 328 a , such as shown in FIG. 4 .
- the chip package structure 324 a is fabricated on the substrate 300 a.
- a chip structure 308 is attached to a central region of the surface 326 a of the substrate 300 a , and several wires 316 are formed to connect the chip structure 308 and pads (not shown) at the surface 326 a of the substrate 300 a by, for example, a wire bonding method, so as to electrically connect the chip structure 308 and the substrate 300 a .
- the wires 316 also can be replaced by bumps (not shown), and the chip structure 308 can be electrically connected to the substrate 300 a by a flip-chip method.
- the passive devices 310 are provided and attached to the surface 326 a of the substrate 300 a at the periphery of the chip structure 308 , in which the passive devices 310 may be resistors, inductors or capacitors, for example.
- the chip structure 308 is a multi-chip structure including a chip 302 and a chip 306 , in which the chip 302 and the chip 306 can be jointed by an adhesion layer 304 , and a material of the adhesion layer 304 can be, for example, epoxy.
- the chip structure of the present invention may be composed of a single chip.
- a plurality of electrical connection devices 312 a are formed in the outer region of the surface 326 a of the substrate 300 a , in which the electrical connection devices 312 a are preferably located at the periphery of the chip structure 308 and the passive devices 310 , such as shown in FIG. 5 .
- the electrical connection devices 312 a must be higher than the chip structure 308 in altitude.
- the electrical connection devices 312 a in the exemplary embodiment are wires.
- the electrical connection devices 312 a are formed by, for example, a wire bonding method, and the electrical connection devices 312 a are preferably bonding wires.
- each electrical connection device 312 a composed of a bonding wire is connected to two pads on the substrate 300 a by a wire bonding method.
- various types of electrical connection devices such as electrical connection devices 312 b shown in FIG. 10 a , electrical connection devices 312 c shown in FIG. 11 a and electrical connection devices 312 d shown in FIG. 12 a , may be used, in which the electrical connection devices 312 b are conductive studs, the electrical connection devices 312 c are electronic components, such as passive devices, and the electrical connection devices 312 d are pins.
- the electrical connection devices of the stacked package structure in the present invention can be any combination of the electrical connection devices in the aforementioned embodiments, such as a chip package structure 324 c in FIG. 11 a .
- the electrical connection devices 312 a , the electrical connection devices 312 b and the electrical connection devices 312 d may be composed of Au, Al, Cu, Sn and the alloys thereof, for example.
- the electrical connection devices 312 a , the electrical connection devices 312 b , the electrical connection devices 312 c and the electrical connection devices 312 d can be respectively attached to the surface 326 a of the substrate 300 a by an adhesion material, such as solder or an alloy of the solder.
- the electrical connection devices 312 a are attached to the surface 326 a of the substrate 300 a by a wire bonding method.
- an encapsulant material layer 317 is formed to cover the surface 326 a of the substrate 300 a , and wrap the chip structure 308 , the wires 316 , the passive devices 310 and the electrical connection devices 312 a on the surface 326 a of the substrate 300 a by, for example, a molding or coating method.
- a plurality of solder balls 320 are formed to joint on the outer region of the surface 328 a of the substrate 300 a , and a heat sink 330 is preferably formed on a central region of the surface 328 a of the substrate 300 a for dissipating heat, such as shown in FIG. 7 c .
- the chip structure 308 and the electrical connection devices 312 a are electrically connected to the solder balls respectively.
- the encapsulant material layer 317 is ground to remove a portion of the encapsulant material layer 317 by a mechanical method or a chemical method, such as a chemical mechanical polishing method, until the top end 314 a of each electrical connection device 312 a is exposed, so as to form an encapsulant 318 , such as shown in FIG. 7 a .
- a mechanical method or a chemical method such as a chemical mechanical polishing method
- two top ends 311 a and 311 b of each electrical connection device 312 a composed of a bonding wire are exposed after the encapsulant material layer 317 is ground, such as shown in FIG. 7 d .
- the projected positions of the two top ends 311 a and 311 b projected on the substrate 300 a are different from two lower ends of the electrical connection device 312 a connected to the pads on the substrate 300 a .
- the pitch between the two top ends 311 a and 311 b of each electrical connection device 312 a is preferably smaller than the pitch between the two lower ends thereof.
- each electrical connection device 312 a can be changed by adjusting the parameters of a wire bonding process or the grinding degree of the encapsulant 318 .
- the substrate 300 a can be replaced by other chip carrier, such as a QFP leadframe or a QFN leadframe.
- connection bumps 322 a or solder balls are formed and respectively attached on the top end 314 a of each electrical connection device 312 a , so as to complete the chip package structure 324 a , such as shown in FIG. 7 b .
- the connection bumps 322 a can be formed by a direct ball attach method, a screen print method, an electro plating method or an electroless plating method.
- a chip package structure 420 a is formed by a method similar to the method for manufacturing the chip package structure 324 a .
- the chip package structure 420 a is mainly composed of a substrate 400 , a chip structure 408 and electrical connection devices 412 a .
- the substrate 400 has a surface 422 and a surface 424 in opposition to each other.
- a chip structure 408 is attached to a central region of the surface 422 of the substrate 400 , and several wires 416 are formed to connect the chip structure 408 and pads (not shown) at the surface 422 of the substrate 400 by, for example, a wire bonding method, so as to electrically connect the chip structure 408 and the substrate 400 .
- the chip structure 408 is a multi-chip structure including a chip 402 and a chip 406 , in which the chip 402 and the chip 408 can be jointed by an adhesion layer 404 , and a material of the adhesion layer 404 can be, for example, epoxy. It is worthy of note that the chip structure of the present invention may be composed of a single chip. A plurality of electrical connection devices 412 a are formed in the outer region of the surface 422 of the substrate 400 .
- the passive devices 410 are provided and attached to the surface 422 of the substrate 400 at the periphery of the chip structure 408 , in which the passive devices 410 may be resistors, inductors or capacitors, for example.
- the electrical connection devices 412 a are preferably located at the periphery of the chip structure 408 and the passive devices 410 , and the electrical connection devices 412 a must be higher than the chip structure 408 in altitude, such as shown in FIG. 9 a .
- the electrical connection devices 412 a in the exemplary embodiment are wires.
- the electrical connection devices 412 a are formed by, for example, a wire bonding method, and the electrical connection devices 412 a are preferably bonding wires.
- various types of electrical connection devices such as conductive studs, electronic components, pins or any combination of the aforementioned electrical connection devices, may be used.
- the electrical connection devices 412 a may be composed of Au, Al, Cu, Sn and the alloys thereof, for example, the electrical connection devices 412 a can be respectively attached to the surface 422 of the substrate 400 by an adhesion material, such as solder or an alloy of the solder.
- the electrical connection devices 412 a are attached to the surface 422 of the substrate 400 by a wire bonding method.
- An encapsulant material layer (not shown) is formed to cover the surface 422 of the substrate 400 , and wrap the chip structure 408 , the wires 416 , the passive devices 410 and the electrical connection devices 412 a on the surface 422 of the substrate 400 by a molding or coating method. Then, a portion of the encapsulant material layer is removed by a mechanical grinding method or a chemical grinding method, such as a chemical mechanical polishing method, until the top end 414 a of each electrical connection device 412 a is exposed, so as to form an encapsulant 418 and complete the chip package structure 420 a .
- each electrical connection device 412 a after the encapsulant material layer is ground, only one top end 414 a of each electrical connection device 412 a is exposed.
- two top ends 411 a and 411 b of each electrical connection device 412 a composed of a bonding wire may be exposed after the encapsulant material layer is ground, such as the package structure 423 shown in FIG. 9 c .
- the chip package structure 420 a is stacked and jointed on the chip package structure 324 a , in which the surface 424 of the substrate 400 is jointed with the connection bumps 322 a , and the chip structure 408 and the electrical connection devices 412 a are electrically connected to the connection bumps 322 a respectively, so that a stacked package structure, such as shown in FIG. 9 a , is complete.
- the chip package structure 423 is stacked and jointed on the chip package structure 325 , in which the surface 424 of the substrate 400 is jointed with the connection bumps 322 a , and the chip structure 408 and the electrical connection devices 412 a are electrically connected to the connection bumps 322 a respectively, so that a stacked package structure as shown in FIG. 9 c is complete.
- the stacked package structure shown in FIG. 9 c is complete.
- connection bumps 322 a are respectively attached on the top ends 311 a and 311 b of each electrical connection device 312 a , so that each electrical connection device 312 a is electrically connected to the surface 424 of the substrate 400 through two connection bumps 322 a .
- other type of package structure such as a BGA package structure, a QFP package structure, a QFN package structure, or a flip chip CSP, also can be selectively stacked on the chip package structure 325 and electrically connected to the chip package structure 325 via the top ends 311 a and 311 b of each electrical connection device 312 a.
- various types of electrical connection devices or any combination of these electrical connection devices such as electrical connection devices 412 b of the chip package structure 420 b (such as shown in FIG. 10 a ), electrical connection devices 412 d of the chip package structure 420 d (such as shown in FIG. 12 a ) and the combination of electrical connection devices 412 c and the electrical connection devices 430 of the chip package structure 420 c (such as shown in FIG. 11 a ), may be used, in which a contact 434 and a contact 436 of the electrical connection devices 430 are respectively located at a top end 432 and a bottom end of the electrical connection devices 430 , and the contact 434 at the top end 432 of the electrical connection devices 430 is exposed.
- the top end 414 b of each electrical connection device 412 b , the top end 414 c of each electrical connection device 412 c , and the top end 414 d of each electrical connection device 412 d are exposed. Accordingly, except the stacked structure shown in FIG. 9 a , the stacked package structure of the present invention can be the structure such as shown in FIGS. 10 a , 11 a or 12 b.
- a chip 426 and passive devices 428 can be further set on the surface 424 of the substrate 400 , and connection bumps 322 b larger than the connection bumps 322 a are used and the height of the connection bumps 322 b is larger than that of the chip 426 , so as to prevent the chip 426 and the passive devices 428 from contacting the underlying chip package structure.
- a chip package structure 421 a such as shown in FIG. 9 b
- a chip package structure 421 b such as shown in FIG. 10 b
- a chip package structure 421 c such as shown in FIG. 11 b
- a chip package structure 421 d such as shown in FIG. 12 c
- the encapsulant 318 may be formed by using a mold, wherein the mold includes a plurality of pillars corresponding to the connection pads on the substrate 300 a . After the encapsulant material is filled and hardened, the encapsulant 318 is formed with a plurality of openings therein and the connection pads on the substrate 300 a are exposed by the openings. Then, a conductive material is fill into the openings, and the electrical connection devices are respectively formed in the openings to connect with the exposed connection pads on the substrate 300 a . In the other embodiment of the present invention, an encapsulant material layer is firstly formed on the substrate 300 a by, for example, a molding or coating method.
- the encapsulant material layer is drilled to form a plurality of openings in the encapsulant material layer, wherein the openings expose the connection pads on the substrate 300 a .
- a conductive material is fill into the openings, and the electrical connection devices are respectively formed in the openings to connect with the exposed connection pads on the substrate 300 a.
- Each stacked package structures disclosed in the aforementioned embodiments is a two-chip stacked package structure, however, it should be noted that the stacked package structure of the present invention may be a stacked package structure including more than two chips, and the present invention is not limited thereto.
- one advantage of the present invention is that the application of the present stacked package structure can decrease the area of the package structure, so the area of the printed circuit board can be greatly reduced.
- another advantage of the present invention is that the application of the present method can integrate the connection between an upper chip package structure and a bottom chip package structure, effectively avoid the warpage from occurring, prevent a cold joint condition from arising between two chip package structures, and greatly enhance the yield of the stacked package process.
Abstract
A method for manufacturing a stacked package structure is disclosed, comprising: forming a first chip package structure, comprising: providing a chip carrier having a first and a second surface in opposition to each other; forming bonding wires on the first surface; providing at least one chip on and electrically connected to the first surface; and forming an encapsulant covering the first surface, the chip and the bonding wires, wherein a top end of each bonding wire is exposed at a surface of the encapsulant; forming a plurality of electrical connections respectively deposed on the top end of each bonding wire; and providing a second chip structure electrically jointed with the electrical connections and stacked on the first chip package structure.
Description
- This application is a continuation-in-part of U.S. application Ser. No. 11/409,933, filed on Apr. 24, 2006, hereby incorporated by reference as it fully set forth herein.
- The present invention relates to a system-in-package (SiP) structure and a method for manufacturing the same, and more particularly, to a stacked package structure and a method for manufacturing the same.
- The demand for low cost, small size, and more functionality has become the main driving force in the electronic industry. To achieve such goals, advanced packaging techniques like flip chip, chip scale package, wafer level packaging, and 3D packages have been developed. The 3D packaging technique is developed to integrate dies, packages and passive components into one package, in other words, to achieve system in a package solution. The integration can be made in side-by-side, stacked, or both manners. The outstanding advantages of 3D package are small footprint, high performance and low cost.
- FIGS. 1 to 3 are schematic flow diagrams showing the process for manufacturing a conventional stacked package structure. In the fabrication of a conventional stacked
package structure 250, achip package structure 100 is firstly provided typically, in which thechip package structure 100 is generally a chip scale package (CSP). Thechip package structure 100 mainly includes asubstrate 102, achip 104, an encapsulant 108 andsolder balls 110, such as shown inFIG. 1 . Thechip 104 is attached on atop surface 112 of thesubstrate 102, and is electrically connected to pads (not shown) of thesubstrate 102 bywires 106. Theencapsulant 108 is formed on thetop surface 112 of thesubstrate 102 and fully covers thechip 104, thewires 106 and thetop surface 112 of thesubstrate 102. Thesolder balls 110 are set on the outer portion of abottom surface 114 of thesubstrate 102, in which thesolder balls 110 are electrically connected to thechip 104. - Next, another
chip package structure 200 is provided, in which thechip package structure 200 is mainly composed of asubstrate 202, a chip 204, an encapsulant 208 andsolder balls 210, such as shown inFIG. 2 . The chip 204 is attached on atop surface 212 of thesubstrate 202, and is electrically connected to pads (not shown) of thesubstrate 202 bywires 206. Theencapsulant 208 is formed on a portion of thetop surface 212 of thesubstrate 202 and fully covers the chip 204 and thewires 206. Thesolder balls 210 are set on abottom surface 214 of thesubstrate 202, in which thesolder balls 210 are electrically connected to the chip 204. Thetop surface 212 of thesubstrate 202 of thechip package structure 200 further includes a plurality ofconnection pads 216 deposed thereon, in which the locations of theconnection pads 216 are corresponding to that of thesolder balls 110 on thebottom surface 114 of thesubstrate 102. - Then, the
chip package structure 100 is stacked on thechip package structure 200, and thesolder balls 110 of thechip package structure 100 are respectively connected to thecorresponding connection pads 216. Subsequently, a reflow step is performed, so as to connect thesolder balls 110 of thechip package structure 100 to theconnection pads 216 of thechip package structure 200 to complete thestacked package structure 250. - However, in the connection treatment of the
chip package structure 100 and thechip package structure 200, warpage will occur in thechip package structure 100 and thechip package structure 200, especially thechip package structure 100. Furthermore, the room between thesubstrate 102 of thechip package structure 100 and thesubstrate 202 of thechip package structure 200 is still large, and the connection locations between thechip package structure 100 and thechip package structure 200 are at the outer region, so that a cold joint occurs between thechip package structure 100 and thechip package structure 200. As a result, the reliability of the stacked package structure is seriously deteriorated, the yield of the package process is greatly reduced, and the cost is substantially increased. - Therefore, one objective of the present invention is to provide a method for manufacturing a stacked package structure, which can reduce the area occupied by the package structure to greatly decrease the area of a printed circuit board.
- Another objective of the present invention is to provide a method for manufacturing a stacked package structure, which can integrate the connection between an upper chip package structure and a bottom chip package structure.
- Still another objective of the present invention is to provide a method for manufacturing a stacked package structure, which can effectively avoid warpage from occurring in the connection of chip package structures, and prevent a cold joint condition from occurring between the chip package structures, so as to greatly enhance the yield of the stacked package structure.
- According to the aforementioned objectives, the present invention provides a method for manufacturing a stacked package structure, comprising: forming a first chip package structure, comprising: providing a first chip carrier having a first surface and a second surface in opposition to each other; forming a plurality of bonding wires on the first surface of the first chip carrier; providing at least one first chip on and electrically connected to the first surface of the first chip carrier, wherein each bonding wire is higher than the at least one first chip in altitude; and forming an encapsulant covering the first surface of the first chip carrier, the at least one first chip and the bonding wires, wherein at least one top end of each bonding wire is exposed at a surface of the encapsulant; and providing a second chip package structure electrically connected to and stacked on the first chip package structure.
- According to a preferred embodiment of the present invention, the step of providing the second chip structure comprises: providing a second substrate having a first surface and a second surface in opposition to each other; forming a plurality of electrical connection devices on the first surface of the second substrate; providing at least one second chip on and electrically connected to the first surface of the second substrate, wherein each electrical connection device is higher than the at least one second chip in altitude; and forming another encapsulant covering the first surface of the second substrate, the at least one second chip and the electrical connection devices, wherein a top end of each electrical connection device is exposed at a surface of the another encapsulant.
- The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:
- FIGS. 1 to 3 are schematic flow diagrams showing the process for manufacturing a conventional stacked package structure.
- FIGS. 4 to 9 b are schematic flow diagrams showing the process for manufacturing a stacked package structure in accordance with a first preferred embodiment of the present invention, wherein
FIG. 7 d is a cross-sectional view of a package structure in accordance with another embodiment of the present invention. -
FIG. 9 c is a cross-sectional view of a stacked package structure in accordance with another embodiment of the present invention. -
FIGS. 10 a and 10 b are cross-sectional views of a stacked package structure in accordance with a second preferred embodiment of the present invention. -
FIGS. 11 a and 11 b are cross-sectional views of a stacked package structure in accordance with a third preferred embodiment of the present invention. -
FIG. 12 a is a cross-sectional view of a substrate of a stacked package structure in accordance with a fourth preferred embodiment of the present invention. -
FIGS. 12 b and 12 c are cross-sectional views of a stacked package structure in accordance with a fourth preferred embodiment of the present invention. - The present invention discloses a stacked package structure and a method for manufacturing the same. In order to make the illustration of the present invention more explicit and complete, the following description is stated with reference to FIGS. 4 to 12 c.
- Referring to FIGS. 4 to 9 b and
FIG. 12 a, in which FIGS. 4 to 9 b are schematic flow diagrams showing the process for manufacturing a stacked package structure in accordance with a first preferred embodiment of the present invention. In the fabrication of a stacked package structure of the present invention, achip package structure 324 a, such as illustrated inFIG. 8 , is typically formed firstly. In the formation of thechip package structure 324 a, asubstrate 300 a or asubstrate 300 b is provided, in which thesubstrate 300 a or thesubstrate 300 b may be a printed circuit board, for example. Alternatively, thesubstrate substrate 300 a has asurface 326 a and asurface 328 a in opposition to each other, while thesubstrate 300 b has asurface 326 b and asurface 328 b in opposition to each other. It should be noted that when thesubstrate 300 b is provided by a supplier, a plurality ofelectrical connection devices 312 d have already been set on thesurface 326 b, such as shown inFIG. 12 a, theconnection devices 312 d are preferably deposed on the periphery of thesubstrate 326 b; when thesubstrate 300 a is provided by a supplier, no device is set on theopposite surface 326 a and thesurface 328 a, such as shown inFIG. 4 . In the present embodiment, thechip package structure 324 a is fabricated on thesubstrate 300 a. - Next, a
chip structure 308 is attached to a central region of thesurface 326 a of thesubstrate 300 a, andseveral wires 316 are formed to connect thechip structure 308 and pads (not shown) at thesurface 326 a of thesubstrate 300 a by, for example, a wire bonding method, so as to electrically connect thechip structure 308 and thesubstrate 300 a. Alternatively, thewires 316 also can be replaced by bumps (not shown), and thechip structure 308 can be electrically connected to thesubstrate 300 a by a flip-chip method. Thepassive devices 310 according to the requirements are provided and attached to thesurface 326 a of thesubstrate 300 a at the periphery of thechip structure 308, in which thepassive devices 310 may be resistors, inductors or capacitors, for example. In the present embodiment, thechip structure 308 is a multi-chip structure including achip 302 and achip 306, in which thechip 302 and thechip 306 can be jointed by anadhesion layer 304, and a material of theadhesion layer 304 can be, for example, epoxy. However, it is worthy of note that the chip structure of the present invention may be composed of a single chip. A plurality ofelectrical connection devices 312 a are formed in the outer region of thesurface 326 a of thesubstrate 300 a, in which theelectrical connection devices 312 a are preferably located at the periphery of thechip structure 308 and thepassive devices 310, such as shown inFIG. 5 . Theelectrical connection devices 312 a must be higher than thechip structure 308 in altitude. Theelectrical connection devices 312 a in the exemplary embodiment are wires. In an exemplary embodiment, theelectrical connection devices 312 a are formed by, for example, a wire bonding method, and theelectrical connection devices 312 a are preferably bonding wires. In the exemplary embodiment, eachelectrical connection device 312 a composed of a bonding wire is connected to two pads on thesubstrate 300 a by a wire bonding method. - However, in the other embodiments of the present invention, various types of electrical connection devices, such as
electrical connection devices 312 b shown inFIG. 10 a,electrical connection devices 312 c shown inFIG. 11 a andelectrical connection devices 312 d shown inFIG. 12 a, may be used, in which theelectrical connection devices 312 b are conductive studs, theelectrical connection devices 312 c are electronic components, such as passive devices, and theelectrical connection devices 312 d are pins. Furthermore, note that the electrical connection devices of the stacked package structure in the present invention can be any combination of the electrical connection devices in the aforementioned embodiments, such as achip package structure 324 c inFIG. 11 a. In the present invention, theelectrical connection devices 312 a, theelectrical connection devices 312 b and theelectrical connection devices 312 d may be composed of Au, Al, Cu, Sn and the alloys thereof, for example. Theelectrical connection devices 312 a, theelectrical connection devices 312 b, theelectrical connection devices 312 c and theelectrical connection devices 312 d can be respectively attached to thesurface 326 a of thesubstrate 300 a by an adhesion material, such as solder or an alloy of the solder. In the exemplary embodiments, theelectrical connection devices 312 a are attached to thesurface 326 a of thesubstrate 300 a by a wire bonding method. - Next, such as shown in
FIG. 6 , anencapsulant material layer 317 is formed to cover thesurface 326 a of thesubstrate 300 a, and wrap thechip structure 308, thewires 316, thepassive devices 310 and theelectrical connection devices 312 a on thesurface 326 a of thesubstrate 300 a by, for example, a molding or coating method. A plurality ofsolder balls 320 are formed to joint on the outer region of thesurface 328 a of thesubstrate 300 a, and aheat sink 330 is preferably formed on a central region of thesurface 328 a of thesubstrate 300 a for dissipating heat, such as shown inFIG. 7 c. Thechip structure 308 and theelectrical connection devices 312 a are electrically connected to the solder balls respectively. Subsequently, theencapsulant material layer 317 is ground to remove a portion of theencapsulant material layer 317 by a mechanical method or a chemical method, such as a chemical mechanical polishing method, until thetop end 314 a of eachelectrical connection device 312 a is exposed, so as to form anencapsulant 318, such as shown inFIG. 7 a. In the exemplary embodiment, after theencapsulant material layer 317 is ground, only onetop end 314 a of eachelectrical connection device 312 a is exposed. In the other embodiments, according to the requirements of the product, two top ends 311 a and 311 b of eachelectrical connection device 312 a composed of a bonding wire are exposed after theencapsulant material layer 317 is ground, such as shown inFIG. 7 d. In the package structure shown inFIG. 7 d, the projected positions of the two top ends 311 a and 311 b projected on thesubstrate 300 a are different from two lower ends of theelectrical connection device 312 a connected to the pads on thesubstrate 300 a. Furthermore, the pitch between the two top ends 311 a and 311 b of eachelectrical connection device 312 a is preferably smaller than the pitch between the two lower ends thereof. In addition, the pitch between the two top ends 311 a and 311 b of eachelectrical connection device 312 a can be changed by adjusting the parameters of a wire bonding process or the grinding degree of theencapsulant 318. Moreover, thesubstrate 300 a can be replaced by other chip carrier, such as a QFP leadframe or a QFN leadframe. - In the exemplary embodiment, after the
encapsulant 318 is formed, several connection bumps 322 a or solder balls are formed and respectively attached on thetop end 314 a of eachelectrical connection device 312 a, so as to complete thechip package structure 324 a, such as shown inFIG. 7 b. The connection bumps 322 a can be formed by a direct ball attach method, a screen print method, an electro plating method or an electroless plating method. - A
chip package structure 420 a is formed by a method similar to the method for manufacturing thechip package structure 324 a. Thechip package structure 420 a is mainly composed of asubstrate 400, achip structure 408 andelectrical connection devices 412 a. Thesubstrate 400 has asurface 422 and asurface 424 in opposition to each other. Achip structure 408 is attached to a central region of thesurface 422 of thesubstrate 400, andseveral wires 416 are formed to connect thechip structure 408 and pads (not shown) at thesurface 422 of thesubstrate 400 by, for example, a wire bonding method, so as to electrically connect thechip structure 408 and thesubstrate 400. In the present embodiment, thechip structure 408 is a multi-chip structure including achip 402 and achip 406, in which thechip 402 and thechip 408 can be jointed by anadhesion layer 404, and a material of theadhesion layer 404 can be, for example, epoxy. It is worthy of note that the chip structure of the present invention may be composed of a single chip. A plurality ofelectrical connection devices 412 a are formed in the outer region of thesurface 422 of thesubstrate 400. In a preferred embodiment of the present invention, thepassive devices 410 according to the requirements are provided and attached to thesurface 422 of thesubstrate 400 at the periphery of thechip structure 408, in which thepassive devices 410 may be resistors, inductors or capacitors, for example. Theelectrical connection devices 412 a are preferably located at the periphery of thechip structure 408 and thepassive devices 410, and theelectrical connection devices 412 a must be higher than thechip structure 408 in altitude, such as shown inFIG. 9 a. Theelectrical connection devices 412 a in the exemplary embodiment are wires. In an exemplary embodiment, theelectrical connection devices 412 a are formed by, for example, a wire bonding method, and theelectrical connection devices 412 a are preferably bonding wires. However, various types of electrical connection devices, such as conductive studs, electronic components, pins or any combination of the aforementioned electrical connection devices, may be used. Theelectrical connection devices 412 a may be composed of Au, Al, Cu, Sn and the alloys thereof, for example, theelectrical connection devices 412 a can be respectively attached to thesurface 422 of thesubstrate 400 by an adhesion material, such as solder or an alloy of the solder. In the exemplary embodiments, theelectrical connection devices 412 a are attached to thesurface 422 of thesubstrate 400 by a wire bonding method. An encapsulant material layer (not shown) is formed to cover thesurface 422 of thesubstrate 400, and wrap thechip structure 408, thewires 416, thepassive devices 410 and theelectrical connection devices 412 a on thesurface 422 of thesubstrate 400 by a molding or coating method. Then, a portion of the encapsulant material layer is removed by a mechanical grinding method or a chemical grinding method, such as a chemical mechanical polishing method, until thetop end 414 a of eachelectrical connection device 412 a is exposed, so as to form anencapsulant 418 and complete thechip package structure 420 a. Similarly, in the exemplary embodiment, after the encapsulant material layer is ground, only onetop end 414 a of eachelectrical connection device 412 a is exposed. However, it should be noted that according to the requirements of the product, two top ends 411 a and 411 b of eachelectrical connection device 412 a composed of a bonding wire may be exposed after the encapsulant material layer is ground, such as thepackage structure 423 shown inFIG. 9 c. Subsequently, thechip package structure 420 a is stacked and jointed on thechip package structure 324 a, in which thesurface 424 of thesubstrate 400 is jointed with the connection bumps 322 a, and thechip structure 408 and theelectrical connection devices 412 a are electrically connected to the connection bumps 322 a respectively, so that a stacked package structure, such as shown inFIG. 9 a, is complete. - In the other embodiments, such as shown in
FIG. 9 c, thechip package structure 423 is stacked and jointed on thechip package structure 325, in which thesurface 424 of thesubstrate 400 is jointed with the connection bumps 322 a, and thechip structure 408 and theelectrical connection devices 412 a are electrically connected to the connection bumps 322 a respectively, so that a stacked package structure as shown inFIG. 9 c is complete. In the stacked package structure shown inFIG. 9 c, twoconnection bumps 322 a are respectively attached on the top ends 311 a and 311 b of eachelectrical connection device 312 a, so that eachelectrical connection device 312 a is electrically connected to thesurface 424 of thesubstrate 400 through twoconnection bumps 322 a. Furthermore, in addition to thechip package structure 423, other type of package structure (not-shown), such as a BGA package structure, a QFP package structure, a QFN package structure, or a flip chip CSP, also can be selectively stacked on thechip package structure 325 and electrically connected to thechip package structure 325 via the top ends 311 a and 311 b of eachelectrical connection device 312 a. - In the other embodiments of the present invention, various types of electrical connection devices or any combination of these electrical connection devices, such as
electrical connection devices 412 b of the chip package structure 420 b (such as shown inFIG. 10 a),electrical connection devices 412 d of the chip package structure 420 d (such as shown inFIG. 12 a) and the combination ofelectrical connection devices 412 c and theelectrical connection devices 430 of the chip package structure 420 c (such as shown inFIG. 11 a), may be used, in which a contact 434 and acontact 436 of theelectrical connection devices 430 are respectively located at a top end 432 and a bottom end of theelectrical connection devices 430, and the contact 434 at the top end 432 of theelectrical connection devices 430 is exposed. In the embodiments, thetop end 414 b of eachelectrical connection device 412 b, thetop end 414 c of eachelectrical connection device 412 c, and thetop end 414 d of eachelectrical connection device 412 d are exposed. Accordingly, except the stacked structure shown inFIG. 9 a, the stacked package structure of the present invention can be the structure such as shown inFIGS. 10 a, 11 a or 12 b. - In the stacked package structure of the present invention, a
chip 426 andpassive devices 428 can be further set on thesurface 424 of thesubstrate 400, and connection bumps 322 b larger than the connection bumps 322 a are used and the height of the connection bumps 322 b is larger than that of thechip 426, so as to prevent thechip 426 and thepassive devices 428 from contacting the underlying chip package structure. In the embodiments, a chip package structure 421 a such as shown inFIG. 9 b, achip package structure 421 b such as shown inFIG. 10 b, achip package structure 421 c such as shown inFIG. 11 b, and a chip package structure 421 d such as shown inFIG. 12 c can be formed. - In some embodiment of the present invention, the
encapsulant 318 may be formed by using a mold, wherein the mold includes a plurality of pillars corresponding to the connection pads on thesubstrate 300 a. After the encapsulant material is filled and hardened, theencapsulant 318 is formed with a plurality of openings therein and the connection pads on thesubstrate 300 a are exposed by the openings. Then, a conductive material is fill into the openings, and the electrical connection devices are respectively formed in the openings to connect with the exposed connection pads on thesubstrate 300 a. In the other embodiment of the present invention, an encapsulant material layer is firstly formed on thesubstrate 300 a by, for example, a molding or coating method. Then, the encapsulant material layer is drilled to form a plurality of openings in the encapsulant material layer, wherein the openings expose the connection pads on thesubstrate 300 a. Subsequently, a conductive material is fill into the openings, and the electrical connection devices are respectively formed in the openings to connect with the exposed connection pads on thesubstrate 300 a. - According to the aforementioned exemplary embodiments, it is known that a greater portion of the room between the substrates of the two chip package structures has been filled with encapsulant materials, so that the room between the two chip package structures is greatly decreased. Accordingly, in the stack process of the two chip package structures, the warpage can be prevented from occurring in the chip package structures, to avoid cold joint from arising between the chip package structures.
- Each stacked package structures disclosed in the aforementioned embodiments is a two-chip stacked package structure, however, it should be noted that the stacked package structure of the present invention may be a stacked package structure including more than two chips, and the present invention is not limited thereto.
- According to the aforementioned description, one advantage of the present invention is that the application of the present stacked package structure can decrease the area of the package structure, so the area of the printed circuit board can be greatly reduced.
- According to the aforementioned description, another advantage of the present invention is that the application of the present method can integrate the connection between an upper chip package structure and a bottom chip package structure, effectively avoid the warpage from occurring, prevent a cold joint condition from arising between two chip package structures, and greatly enhance the yield of the stacked package process.
- As is understood by a person skilled in the art, the foregoing preferred embodiments of the present invention are illustrated of the present invention rather than limiting of the present invention. It is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims, the scope of which should be accorded the broadest interpretation so as to encompass all such modifications and similar structure.
Claims (13)
1. A method for manufacturing a stacked package structure, comprising:
forming a first chip package structure, comprising:
providing a first chip carrier having a first surface and a second surface in opposition to each other;
forming a plurality of bonding wires on the first surface of the first chip carrier;
providing at least one first chip on and electrically connected to the first surface of the first chip carrier, wherein each bonding wire is higher than the at least one first chip in altitude; and
forming an encapsulant covering the first surface of the first chip carrier, the at least one first chip and the bonding wires, wherein at least one top end of each bonding wire is exposed at a surface of the encapsulant; and
providing a second chip package structure electrically connected to and stacked on the first chip package structure.
2. The method for manufacturing a stacked package structure according to claim 1 , wherein before providing the second chip package structure, forming a plurality of first electrical connections respectively deposed on the top end of each bonding wire, so that the second chip package structure is electrically connected to the first chip package structure via the first electrical connections.
3. The method for manufacturing a stacked package structure according to claim 1 , wherein the step of forming the encapsulant comprises:
providing an encapsulant material layer to cover the first surface of the first chip carrier, the at least one first chip and the bonding wires; and
performing a grinding step to remove a portion of the encapsulant material layer, until the top end of each bonding wire is exposed.
4. The method for manufacturing a stacked package structure according to claim 3 , wherein the grinding step is a mechanical grinding step or a chemical grinding step.
5. The method for manufacturing a stacked package structure according to claim 2 , wherein the step of forming the first chip package structure further comprises forming a plurality of second electrical connections respectively deposed on the second surface of the first chip carrier.
6. The method for manufacturing a stacked package structure according to claim 1 , wherein a material of the bonding wires is selected from the group consisting of Cu, Al, Au, Sn and an alloy thereof.
7. The method for manufacturing a stacked package structure according to claim 2 , wherein the step of forming the first electrical connections is performed by a direct ball attach method, a screen print method, an electro plating method or an electroless plating method.
8. The method for manufacturing a stacked package structure according to claim 1 , wherein before the step of forming the encapsulant, the step of forming the first chip package structure further comprises forming at least one passive device on the first surface of the first chip carrier.
9. The method for manufacturing a stacked package structure according to claim 1 , wherein the step of providing the second chip structure comprises:
providing a second chip carrier having a first surface and a second surface in opposition to each other;
forming a plurality of electrical connection devices on the first surface of the second chip carrier;
providing at least one second chip on and electrically connected to the first surface of the second chip carrier, wherein each electrical connection device is higher than the at least one second chip in altitude; and
forming another encapsulant covering the first surface of the second chip carrier, the at least one second chip and the electrical connection devices, wherein a top end of each electrical connection device is exposed at a surface of the another encapsulant.
10. The method for manufacturing a stacked package structure according to claim 9 , wherein the step of forming the another encapsulant comprises:
providing an encapsulant material layer to cover the first surface of the second chip carrier, the at least one second chip and the electrical connection devices; and
performing a grinding step to remove a portion of the encapsulant material layer, until the top end of each electrical connection device is exposed.
11. The method for manufacturing a stacked package structure according to claim 9 , wherein the electrical connection devices are selected from the group consisting of bonding wires, conductive studs, pins, electronic components and any combination thereof.
12. The method for manufacturing a stacked package structure according to claim 1 , wherein the chip carrier is a substrate or a leadframe.
13. The method for manufacturing a stacked package structure according to claim 2 , wherein the first electrical connections are connection bumps or balls.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/819,624 US20070254406A1 (en) | 2006-04-24 | 2007-06-28 | Method for manufacturing stacked package structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/409,933 US7242081B1 (en) | 2006-04-24 | 2006-04-24 | Stacked package structure |
US11/819,624 US20070254406A1 (en) | 2006-04-24 | 2007-06-28 | Method for manufacturing stacked package structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/409,933 Continuation-In-Part US7242081B1 (en) | 2006-04-24 | 2006-04-24 | Stacked package structure |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070254406A1 true US20070254406A1 (en) | 2007-11-01 |
Family
ID=38227032
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/409,933 Active US7242081B1 (en) | 2006-04-24 | 2006-04-24 | Stacked package structure |
US11/819,624 Abandoned US20070254406A1 (en) | 2006-04-24 | 2007-06-28 | Method for manufacturing stacked package structure |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/409,933 Active US7242081B1 (en) | 2006-04-24 | 2006-04-24 | Stacked package structure |
Country Status (2)
Country | Link |
---|---|
US (2) | US7242081B1 (en) |
TW (1) | TWI331382B (en) |
Cited By (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120091597A1 (en) * | 2010-10-14 | 2012-04-19 | Samsung Electronics Co., Ltd. | Stacked semiconductor package, semiconductor device including the stacked semiconductor package and method of manufacturing the stacked semiconductor package |
US20120146206A1 (en) * | 2010-12-13 | 2012-06-14 | Tessera Research Llc | Pin attachment |
US20130320534A1 (en) * | 2011-03-22 | 2013-12-05 | Yujuan Tao | System-level packaging methods and structures |
CN103579171A (en) * | 2013-10-11 | 2014-02-12 | 三星半导体(中国)研究开发有限公司 | Semiconductor packaging piece and manufacturing method thereof |
JP2014513439A (en) * | 2011-05-03 | 2014-05-29 | テッセラ,インコーポレイテッド | Package-on-package assembly with wire bond leading to sealing surface |
US8836136B2 (en) | 2011-10-17 | 2014-09-16 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US8907466B2 (en) | 2010-07-19 | 2014-12-09 | Tessera, Inc. | Stackable molded microelectronic packages |
US8927337B2 (en) | 2004-11-03 | 2015-01-06 | Tessera, Inc. | Stacked packaging improvements |
US8957527B2 (en) | 2010-11-15 | 2015-02-17 | Tessera, Inc. | Microelectronic package with terminals on dielectric mass |
US8975738B2 (en) | 2012-11-12 | 2015-03-10 | Invensas Corporation | Structure for microelectronic packaging with terminals on dielectric mass |
US9093435B2 (en) | 2011-05-03 | 2015-07-28 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US9095074B2 (en) | 2012-12-20 | 2015-07-28 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
US9159708B2 (en) | 2010-07-19 | 2015-10-13 | Tessera, Inc. | Stackable molded microelectronic packages with area array unit connectors |
US9218988B2 (en) | 2005-12-23 | 2015-12-22 | Tessera, Inc. | Microelectronic packages and methods therefor |
US9349706B2 (en) | 2012-02-24 | 2016-05-24 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US9391008B2 (en) | 2012-07-31 | 2016-07-12 | Invensas Corporation | Reconstituted wafer-level package DRAM |
US9412714B2 (en) | 2014-05-30 | 2016-08-09 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9601454B2 (en) | 2013-02-01 | 2017-03-21 | Invensas Corporation | Method of forming a component having wire bonds and a stiffening layer |
US9646917B2 (en) | 2014-05-29 | 2017-05-09 | Invensas Corporation | Low CTE component with wire bond interconnects |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US9691679B2 (en) | 2012-02-24 | 2017-06-27 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US9721872B1 (en) * | 2011-02-18 | 2017-08-01 | Amkor Technology, Inc. | Methods and structures for increasing the allowable die size in TMV packages |
US9728527B2 (en) | 2013-11-22 | 2017-08-08 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US9741680B1 (en) * | 2010-09-17 | 2017-08-22 | Pfg Ip Llc | Wire bond through-via structure and method |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
US9812402B2 (en) | 2015-10-12 | 2017-11-07 | Invensas Corporation | Wire bond wires for interference shielding |
US9842745B2 (en) | 2012-02-17 | 2017-12-12 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US9852969B2 (en) | 2013-11-22 | 2017-12-26 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US9953914B2 (en) | 2012-05-22 | 2018-04-24 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US10008469B2 (en) | 2015-04-30 | 2018-06-26 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US10008477B2 (en) | 2013-09-16 | 2018-06-26 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US10026717B2 (en) | 2013-11-22 | 2018-07-17 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US10460958B2 (en) | 2013-08-07 | 2019-10-29 | Invensas Corporation | Method of manufacturing embedded packaging with preformed vias |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
CN110600461A (en) * | 2019-08-30 | 2019-12-20 | 华为技术有限公司 | Packaging structure and electronic equipment |
US10741499B2 (en) | 2011-03-22 | 2020-08-11 | Tongfu Microelectronics Co., Ltd. | System-level packaging structures |
Families Citing this family (158)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6143981A (en) | 1998-06-24 | 2000-11-07 | Amkor Technology, Inc. | Plastic integrated circuit package and method and leadframe for making the package |
KR100369393B1 (en) | 2001-03-27 | 2003-02-05 | 앰코 테크놀로지 코리아 주식회사 | Lead frame and semiconductor package using it and its manufacturing method |
US6930256B1 (en) | 2002-05-01 | 2005-08-16 | Amkor Technology, Inc. | Integrated circuit substrate having laser-embedded conductive patterns and method therefor |
US7548430B1 (en) | 2002-05-01 | 2009-06-16 | Amkor Technology, Inc. | Buildup dielectric and metallization process and semiconductor package |
US7670962B2 (en) * | 2002-05-01 | 2010-03-02 | Amkor Technology, Inc. | Substrate having stiffener fabrication method |
US9691635B1 (en) | 2002-05-01 | 2017-06-27 | Amkor Technology, Inc. | Buildup dielectric layer having metallization pattern semiconductor package fabrication method |
US7633765B1 (en) | 2004-03-23 | 2009-12-15 | Amkor Technology, Inc. | Semiconductor package including a top-surface metal layer for implementing circuit features |
US6905914B1 (en) | 2002-11-08 | 2005-06-14 | Amkor Technology, Inc. | Wafer level package and fabrication method |
US7723210B2 (en) * | 2002-11-08 | 2010-05-25 | Amkor Technology, Inc. | Direct-write wafer level chip scale package |
US10811277B2 (en) | 2004-03-23 | 2020-10-20 | Amkor Technology, Inc. | Encapsulated semiconductor package |
US11081370B2 (en) | 2004-03-23 | 2021-08-03 | Amkor Technology Singapore Holding Pte. Ltd. | Methods of manufacturing an encapsulated semiconductor device |
JP2005317861A (en) * | 2004-04-30 | 2005-11-10 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
US8826531B1 (en) | 2005-04-05 | 2014-09-09 | Amkor Technology, Inc. | Method for making an integrated circuit substrate having laminated laser-embedded circuit layers |
FR2893764B1 (en) * | 2005-11-21 | 2008-06-13 | St Microelectronics Sa | STACKABLE SEMICONDUCTOR HOUSING AND METHOD FOR MANUFACTURING THE SAME |
US7572681B1 (en) | 2005-12-08 | 2009-08-11 | Amkor Technology, Inc. | Embedded electronic component package |
US8026129B2 (en) * | 2006-03-10 | 2011-09-27 | Stats Chippac Ltd. | Stacked integrated circuits package system with passive components |
US20070262435A1 (en) * | 2006-04-27 | 2007-11-15 | Atmel Corporation | Three-dimensional packaging scheme for package types utilizing a sacrificial metal base |
KR101037229B1 (en) * | 2006-04-27 | 2011-05-25 | 스미토모 베이클리트 컴퍼니 리미티드 | Semiconductor device and semiconductor device manufacturing method |
US7564137B2 (en) | 2006-04-27 | 2009-07-21 | Atmel Corporation | Stackable integrated circuit structures and systems devices and methods related thereto |
US7569918B2 (en) * | 2006-05-01 | 2009-08-04 | Texas Instruments Incorporated | Semiconductor package-on-package system including integrated passive components |
US7902660B1 (en) | 2006-05-24 | 2011-03-08 | Amkor Technology, Inc. | Substrate for semiconductor device and manufacturing method thereof |
US7755164B1 (en) | 2006-06-21 | 2010-07-13 | Amkor Technology, Inc. | Capacitor and resistor having anodic metal and anodic metal oxide structure |
US7968998B1 (en) | 2006-06-21 | 2011-06-28 | Amkor Technology, Inc. | Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package |
US7550834B2 (en) * | 2006-06-29 | 2009-06-23 | Sandisk Corporation | Stacked, interconnected semiconductor packages |
US7615409B2 (en) * | 2006-06-29 | 2009-11-10 | Sandisk Corporation | Method of stacking and interconnecting semiconductor packages via electrical connectors extending between adjoining semiconductor packages |
DE102006037538B4 (en) * | 2006-08-10 | 2016-03-10 | Infineon Technologies Ag | Electronic component, electronic component stack and method for their production and use of a bead placement machine for carrying out a method for producing an electronic component or component stack |
US7589398B1 (en) | 2006-10-04 | 2009-09-15 | Amkor Technology, Inc. | Embedded metal features structure |
US7898093B1 (en) | 2006-11-02 | 2011-03-01 | Amkor Technology, Inc. | Exposed die overmolded flip chip package and fabrication method |
US8174119B2 (en) * | 2006-11-10 | 2012-05-08 | Stats Chippac, Ltd. | Semiconductor package with embedded die |
US7550857B1 (en) | 2006-11-16 | 2009-06-23 | Amkor Technology, Inc. | Stacked redistribution layer (RDL) die assembly package |
JP2008141059A (en) * | 2006-12-04 | 2008-06-19 | Nec Electronics Corp | Semiconductor device |
US7532480B1 (en) * | 2006-12-14 | 2009-05-12 | Nvidia Corporation | Power delivery for electronic assemblies |
US7750250B1 (en) | 2006-12-22 | 2010-07-06 | Amkor Technology, Inc. | Blind via capture pad structure |
US7752752B1 (en) | 2007-01-09 | 2010-07-13 | Amkor Technology, Inc. | Method of fabricating an embedded circuit pattern |
US8685792B2 (en) * | 2007-03-03 | 2014-04-01 | Stats Chippac Ltd. | Integrated circuit package system with interposer |
TWI335070B (en) * | 2007-03-23 | 2010-12-21 | Advanced Semiconductor Eng | Semiconductor package and the method of making the same |
KR100865125B1 (en) * | 2007-06-12 | 2008-10-24 | 삼성전기주식회사 | Semiconductor and method for manufacturing thereof |
US7923645B1 (en) | 2007-06-20 | 2011-04-12 | Amkor Technology, Inc. | Metal etch stop fabrication method and structure |
US7951697B1 (en) | 2007-06-20 | 2011-05-31 | Amkor Technology, Inc. | Embedded die metal etch stop fabrication method and structure |
US7977774B2 (en) | 2007-07-10 | 2011-07-12 | Amkor Technology, Inc. | Fusion quad flat semiconductor package |
US8323771B1 (en) | 2007-08-15 | 2012-12-04 | Amkor Technology, Inc. | Straight conductor blind via capture pad structure and fabrication method |
US7777351B1 (en) | 2007-10-01 | 2010-08-17 | Amkor Technology, Inc. | Thin stacked interposer package |
US7632753B1 (en) | 2007-10-04 | 2009-12-15 | Amkor Technology, Inc. | Wafer level package utilizing laser-activated dielectric material |
US7958626B1 (en) | 2007-10-25 | 2011-06-14 | Amkor Technology, Inc. | Embedded passive component network substrate fabrication method |
US8017436B1 (en) | 2007-12-10 | 2011-09-13 | Amkor Technology, Inc. | Thin substrate fabrication method and structure |
US20090236726A1 (en) * | 2007-12-12 | 2009-09-24 | United Test And Assembly Center Ltd. | Package-on-package semiconductor structure |
US7956453B1 (en) | 2008-01-16 | 2011-06-07 | Amkor Technology, Inc. | Semiconductor package with patterning layer and method of making same |
US7832097B1 (en) | 2008-01-23 | 2010-11-16 | Amkor Technology, Inc. | Shielded trace structure and fabrication method |
US8063474B2 (en) * | 2008-02-06 | 2011-11-22 | Fairchild Semiconductor Corporation | Embedded die package on package (POP) with pre-molded leadframe |
US8115304B1 (en) * | 2008-02-06 | 2012-02-14 | Xilinx, Inc. | Method of implementing a discrete element in an integrated circuit |
US9236319B2 (en) * | 2008-02-29 | 2016-01-12 | Stats Chippac Ltd. | Stacked integrated circuit package system |
US7750454B2 (en) * | 2008-03-27 | 2010-07-06 | Stats Chippac Ltd. | Stacked integrated circuit package system |
US7932170B1 (en) | 2008-06-23 | 2011-04-26 | Amkor Technology, Inc. | Flip chip bump structure and fabrication method |
TWI473553B (en) * | 2008-07-03 | 2015-02-11 | Advanced Semiconductor Eng | Chip package structure |
US8263437B2 (en) * | 2008-09-05 | 2012-09-11 | STATS ChiPAC, Ltd. | Semiconductor device and method of forming an IPD over a high-resistivity encapsulant separated from other IPDS and baseband circuit |
US7842541B1 (en) | 2008-09-24 | 2010-11-30 | Amkor Technology, Inc. | Ultra thin package and fabrication method |
US7989933B1 (en) | 2008-10-06 | 2011-08-02 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
US8008758B1 (en) | 2008-10-27 | 2011-08-30 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe |
US7875963B1 (en) | 2008-11-21 | 2011-01-25 | Amkor Technology, Inc. | Semiconductor device including leadframe having power bars and increased I/O |
US7935570B2 (en) * | 2008-12-10 | 2011-05-03 | Stats Chippac, Ltd. | Semiconductor device and method of embedding integrated passive devices into the package electrically interconnected using conductive pillars |
US8176628B1 (en) | 2008-12-23 | 2012-05-15 | Amkor Technology, Inc. | Protruding post substrate package structure and method |
US20170117214A1 (en) | 2009-01-05 | 2017-04-27 | Amkor Technology, Inc. | Semiconductor device with through-mold via |
US8012797B2 (en) * | 2009-01-07 | 2011-09-06 | Advanced Semiconductor Engineering, Inc. | Method for forming stackable semiconductor device packages including openings with conductive bumps of specified geometries |
US20100171206A1 (en) * | 2009-01-07 | 2010-07-08 | Chi-Chih Chu | Package-on-Package Device, Semiconductor Package, and Method for Manufacturing The Same |
TWI499024B (en) * | 2009-01-07 | 2015-09-01 | Advanced Semiconductor Eng | Package-on-package device, semiconductor package and method for manufacturing the same |
US8872329B1 (en) | 2009-01-09 | 2014-10-28 | Amkor Technology, Inc. | Extended landing pad substrate package structure and method |
US8058715B1 (en) | 2009-01-09 | 2011-11-15 | Amkor Technology, Inc. | Package in package device for RF transceiver module |
US7986048B2 (en) * | 2009-02-18 | 2011-07-26 | Stats Chippac Ltd. | Package-on-package system with through vias and method of manufacture thereof |
US8026589B1 (en) | 2009-02-23 | 2011-09-27 | Amkor Technology, Inc. | Reduced profile stackable semiconductor package |
US7960818B1 (en) | 2009-03-04 | 2011-06-14 | Amkor Technology, Inc. | Conformal shield on punch QFN semiconductor package |
US8575742B1 (en) | 2009-04-06 | 2013-11-05 | Amkor Technology, Inc. | Semiconductor device with increased I/O leadframe including power bars |
US7960827B1 (en) | 2009-04-09 | 2011-06-14 | Amkor Technology, Inc. | Thermal via heat spreader package and method |
US8623753B1 (en) | 2009-05-28 | 2014-01-07 | Amkor Technology, Inc. | Stackable protruding via package and method |
US8222538B1 (en) | 2009-06-12 | 2012-07-17 | Amkor Technology, Inc. | Stackable via package and method |
US9355962B2 (en) * | 2009-06-12 | 2016-05-31 | Stats Chippac Ltd. | Integrated circuit package stacking system with redistribution and method of manufacture thereof |
US8471154B1 (en) | 2009-08-06 | 2013-06-25 | Amkor Technology, Inc. | Stackable variable height via package and method |
TWI469283B (en) * | 2009-08-31 | 2015-01-11 | Advanced Semiconductor Eng | Package structure and package process |
US8796561B1 (en) | 2009-10-05 | 2014-08-05 | Amkor Technology, Inc. | Fan out build up substrate stackable package and method |
KR101620347B1 (en) * | 2009-10-14 | 2016-05-13 | 삼성전자주식회사 | Passive elements embedded semiconductor package |
US8198131B2 (en) * | 2009-11-18 | 2012-06-12 | Advanced Semiconductor Engineering, Inc. | Stackable semiconductor device packages |
US8937381B1 (en) | 2009-12-03 | 2015-01-20 | Amkor Technology, Inc. | Thin stackable package and method |
US9691734B1 (en) | 2009-12-07 | 2017-06-27 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
TWI408785B (en) * | 2009-12-31 | 2013-09-11 | Advanced Semiconductor Eng | Semiconductor package |
US8569894B2 (en) | 2010-01-13 | 2013-10-29 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with single sided substrate design and manufacturing methods thereof |
US8536462B1 (en) | 2010-01-22 | 2013-09-17 | Amkor Technology, Inc. | Flex circuit package and method |
TWI419283B (en) * | 2010-02-10 | 2013-12-11 | Advanced Semiconductor Eng | Package structure |
TWI411075B (en) | 2010-03-22 | 2013-10-01 | Advanced Semiconductor Eng | Semiconductor package and manufacturing method thereof |
KR101685501B1 (en) * | 2010-03-31 | 2016-12-12 | 삼성전자 주식회사 | Package On Package |
US8278746B2 (en) | 2010-04-02 | 2012-10-02 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages including connecting elements |
US8624374B2 (en) | 2010-04-02 | 2014-01-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof |
US8324511B1 (en) | 2010-04-06 | 2012-12-04 | Amkor Technology, Inc. | Through via nub reveal method and structure |
US8300423B1 (en) | 2010-05-25 | 2012-10-30 | Amkor Technology, Inc. | Stackable treated via package and method |
US8294276B1 (en) | 2010-05-27 | 2012-10-23 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US8338229B1 (en) | 2010-07-30 | 2012-12-25 | Amkor Technology, Inc. | Stackable plasma cleaned via package and method |
US8440554B1 (en) | 2010-08-02 | 2013-05-14 | Amkor Technology, Inc. | Through via connected backside embedded circuit features structure and method |
US8717775B1 (en) | 2010-08-02 | 2014-05-06 | Amkor Technology, Inc. | Fingerprint sensor package and method |
US8487445B1 (en) | 2010-10-05 | 2013-07-16 | Amkor Technology, Inc. | Semiconductor device having through electrodes protruding from dielectric layer |
US8337657B1 (en) | 2010-10-27 | 2012-12-25 | Amkor Technology, Inc. | Mechanical tape separation package and method |
TWI451546B (en) | 2010-10-29 | 2014-09-01 | Advanced Semiconductor Eng | Stacked semiconductor package, semiconductor package thereof and method for making a semiconductor package |
US8482134B1 (en) | 2010-11-01 | 2013-07-09 | Amkor Technology, Inc. | Stackable package and method |
US9748154B1 (en) | 2010-11-04 | 2017-08-29 | Amkor Technology, Inc. | Wafer level fan out semiconductor device and manufacturing method thereof |
US8525318B1 (en) | 2010-11-10 | 2013-09-03 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
TWI538071B (en) | 2010-11-16 | 2016-06-11 | 星科金朋有限公司 | Integrated circuit packaging system with connection structure and method of manufacture thereof |
US8791501B1 (en) | 2010-12-03 | 2014-07-29 | Amkor Technology, Inc. | Integrated passive device structure and method |
US8557629B1 (en) | 2010-12-03 | 2013-10-15 | Amkor Technology, Inc. | Semiconductor device having overlapped via apertures |
US8535961B1 (en) | 2010-12-09 | 2013-09-17 | Amkor Technology, Inc. | Light emitting diode (LED) package and method |
TWI445155B (en) | 2011-01-06 | 2014-07-11 | Advanced Semiconductor Eng | Stacked semiconductor package and method for making the same |
US8390130B1 (en) | 2011-01-06 | 2013-03-05 | Amkor Technology, Inc. | Through via recessed reveal structure and method |
US8648450B1 (en) | 2011-01-27 | 2014-02-11 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands |
TWI557183B (en) | 2015-12-16 | 2016-11-11 | 財團法人工業技術研究院 | Siloxane resin composition, and photoelectric device employing the same |
US9171792B2 (en) | 2011-02-28 | 2015-10-27 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages having a side-by-side device arrangement and stacking functionality |
US9013011B1 (en) | 2011-03-11 | 2015-04-21 | Amkor Technology, Inc. | Stacked and staggered die MEMS package and method |
KR101140113B1 (en) | 2011-04-26 | 2012-04-30 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device |
US8653674B1 (en) | 2011-09-15 | 2014-02-18 | Amkor Technology, Inc. | Electronic component package fabrication method and structure |
US8816404B2 (en) | 2011-09-16 | 2014-08-26 | Stats Chippac, Ltd. | Semiconductor device and method of forming stacked semiconductor die and conductive interconnect structure through an encapsulant |
US8633598B1 (en) | 2011-09-20 | 2014-01-21 | Amkor Technology, Inc. | Underfill contacting stacking balls package fabrication method and structure |
US8703538B2 (en) * | 2011-09-23 | 2014-04-22 | Stats Chippac Ltd. | Integrated circuit packaging system with external wire connection and method of manufacture thereof |
US9029962B1 (en) | 2011-10-12 | 2015-05-12 | Amkor Technology, Inc. | Molded cavity substrate MEMS package fabrication method and structure |
US8552548B1 (en) | 2011-11-29 | 2013-10-08 | Amkor Technology, Inc. | Conductive pad on protruding through electrode semiconductor device |
US9748203B2 (en) * | 2011-12-15 | 2017-08-29 | STATS ChipPAC Pte. Ltd. | Integrated circuit packaging system with conductive pillars and method of manufacture thereof |
US9048298B1 (en) | 2012-03-29 | 2015-06-02 | Amkor Technology, Inc. | Backside warpage control structure and fabrication method |
US9129943B1 (en) | 2012-03-29 | 2015-09-08 | Amkor Technology, Inc. | Embedded component package and fabrication method |
US8901730B2 (en) | 2012-05-03 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for package on package devices |
KR101909202B1 (en) | 2012-10-08 | 2018-10-17 | 삼성전자 주식회사 | Package-on-package type package |
KR101419597B1 (en) * | 2012-11-06 | 2014-07-14 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device and manufacturing method thereof |
KR101366461B1 (en) | 2012-11-20 | 2014-02-26 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device and manufacturing method thereof |
US9799592B2 (en) | 2013-11-19 | 2017-10-24 | Amkor Technology, Inc. | Semicondutor device with through-silicon via-less deep wells |
TWI485839B (en) * | 2012-12-24 | 2015-05-21 | Advanced Semiconductor Eng | Electronic module and method for same |
KR101488590B1 (en) | 2013-03-29 | 2015-01-30 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device and manufacturing method thereof |
JP6216157B2 (en) * | 2013-05-27 | 2017-10-18 | 新光電気工業株式会社 | Electronic component device and manufacturing method thereof |
US9034696B2 (en) | 2013-07-15 | 2015-05-19 | Invensas Corporation | Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation |
US9023691B2 (en) | 2013-07-15 | 2015-05-05 | Invensas Corporation | Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation |
US8883563B1 (en) | 2013-07-15 | 2014-11-11 | Invensas Corporation | Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation |
US20150116944A1 (en) * | 2013-10-29 | 2015-04-30 | Delphi Technologies, Inc. | Electrical assembly with a solder sphere attached heat spreader |
KR101607981B1 (en) | 2013-11-04 | 2016-03-31 | 앰코 테크놀로지 코리아 주식회사 | Interposer and method for manufacturing the same, and semiconductor package using the same |
KR102157551B1 (en) | 2013-11-08 | 2020-09-18 | 삼성전자주식회사 | A semiconductor package and method of fabricating the same |
US9082753B2 (en) | 2013-11-12 | 2015-07-14 | Invensas Corporation | Severing bond wire by kinking and twisting |
US9087815B2 (en) | 2013-11-12 | 2015-07-21 | Invensas Corporation | Off substrate kinking of bond wire |
US9214454B2 (en) | 2014-03-31 | 2015-12-15 | Invensas Corporation | Batch process fabrication of package-on-package microelectronic assemblies |
KR102181013B1 (en) | 2014-09-05 | 2020-11-19 | 삼성전자주식회사 | Semiconductor Package |
US9978729B2 (en) * | 2015-03-06 | 2018-05-22 | Mediatek Inc. | Semiconductor package assembly |
US10217724B2 (en) | 2015-03-30 | 2019-02-26 | Mediatek Inc. | Semiconductor package assembly with embedded IPD |
US9530749B2 (en) | 2015-04-28 | 2016-12-27 | Invensas Corporation | Coupling of side surface contacts to a circuit platform |
US20160329299A1 (en) * | 2015-05-05 | 2016-11-10 | Mediatek Inc. | Fan-out package structure including antenna |
US20170040266A1 (en) | 2015-05-05 | 2017-02-09 | Mediatek Inc. | Fan-out package structure including antenna |
TWI570842B (en) * | 2015-07-03 | 2017-02-11 | 矽品精密工業股份有限公司 | Electronic package and method for fabricating the same |
TWI620296B (en) * | 2015-08-14 | 2018-04-01 | 矽品精密工業股份有限公司 | Electronic package and method of manufacture thereof |
WO2017101037A1 (en) * | 2015-12-16 | 2017-06-22 | Intel Corporation | Pre‐molded active ic of passive components to miniaturize system in package |
US9773764B2 (en) * | 2015-12-22 | 2017-09-26 | Intel Corporation | Solid state device miniaturization |
WO2017107174A1 (en) * | 2015-12-25 | 2017-06-29 | Intel Corporation | Flip-chip like integrated passive prepackage for sip device |
US9831155B2 (en) * | 2016-03-11 | 2017-11-28 | Nanya Technology Corporation | Chip package having tilted through silicon via |
KR101922875B1 (en) * | 2016-03-31 | 2018-11-28 | 삼성전기 주식회사 | Electronic component package |
US9659911B1 (en) * | 2016-04-20 | 2017-05-23 | Powertech Technology Inc. | Package structure and manufacturing method thereof |
US9985006B2 (en) * | 2016-05-31 | 2018-05-29 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and manufacturing method thereof |
US9960328B2 (en) | 2016-09-06 | 2018-05-01 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US20180096975A1 (en) * | 2016-09-30 | 2018-04-05 | Intel Corporation | High density package on package devices created through a self assembly monolayer assisted laser direct structuring process on mold compound |
US10553563B2 (en) * | 2018-05-30 | 2020-02-04 | Epistar Corporation | Electronic device |
CN109887891B (en) * | 2019-03-08 | 2021-01-22 | 苏州通富超威半导体有限公司 | Package structure and method for forming the same |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2806357B2 (en) * | 1996-04-18 | 1998-09-30 | 日本電気株式会社 | Stack module |
US5748452A (en) * | 1996-07-23 | 1998-05-05 | International Business Machines Corporation | Multi-electronic device package |
JP2002158312A (en) * | 2000-11-17 | 2002-05-31 | Oki Electric Ind Co Ltd | Semiconductor package for three-dimensional mounting, its manufacturing method and semiconductor device |
TW571374B (en) * | 2002-10-24 | 2004-01-11 | Advanced Semiconductor Eng | System in package structures |
JP3917946B2 (en) * | 2003-03-11 | 2007-05-23 | 富士通株式会社 | Multilayer semiconductor device |
US7875966B2 (en) * | 2005-02-14 | 2011-01-25 | Stats Chippac Ltd. | Stacked integrated circuit and package system |
-
2006
- 2006-04-24 US US11/409,933 patent/US7242081B1/en active Active
- 2006-09-04 TW TW095132610A patent/TWI331382B/en active
-
2007
- 2007-06-28 US US11/819,624 patent/US20070254406A1/en not_active Abandoned
Cited By (97)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9570416B2 (en) | 2004-11-03 | 2017-02-14 | Tessera, Inc. | Stacked packaging improvements |
US9153562B2 (en) | 2004-11-03 | 2015-10-06 | Tessera, Inc. | Stacked packaging improvements |
US8927337B2 (en) | 2004-11-03 | 2015-01-06 | Tessera, Inc. | Stacked packaging improvements |
US9984901B2 (en) | 2005-12-23 | 2018-05-29 | Tessera, Inc. | Method for making a microelectronic assembly having conductive elements |
US9218988B2 (en) | 2005-12-23 | 2015-12-22 | Tessera, Inc. | Microelectronic packages and methods therefor |
US9159708B2 (en) | 2010-07-19 | 2015-10-13 | Tessera, Inc. | Stackable molded microelectronic packages with area array unit connectors |
US9570382B2 (en) | 2010-07-19 | 2017-02-14 | Tessera, Inc. | Stackable molded microelectronic packages |
US9553076B2 (en) | 2010-07-19 | 2017-01-24 | Tessera, Inc. | Stackable molded microelectronic packages with area array unit connectors |
US8907466B2 (en) | 2010-07-19 | 2014-12-09 | Tessera, Inc. | Stackable molded microelectronic packages |
US10128216B2 (en) | 2010-07-19 | 2018-11-13 | Tessera, Inc. | Stackable molded microelectronic packages |
US9123664B2 (en) | 2010-07-19 | 2015-09-01 | Tessera, Inc. | Stackable molded microelectronic packages |
US9741680B1 (en) * | 2010-09-17 | 2017-08-22 | Pfg Ip Llc | Wire bond through-via structure and method |
US20120091597A1 (en) * | 2010-10-14 | 2012-04-19 | Samsung Electronics Co., Ltd. | Stacked semiconductor package, semiconductor device including the stacked semiconductor package and method of manufacturing the stacked semiconductor package |
US8546954B2 (en) * | 2010-10-14 | 2013-10-01 | Samsung Electronics Co., Ltd. | Stacked semiconductor package having electrical connections or varying heights between substrates, and semiconductor device including the stacked semiconductor package |
US8716872B2 (en) | 2010-10-14 | 2014-05-06 | Samsung Electronics Co., Ltd. | Stacked semiconductor package including connections electrically connecting first and second semiconductor packages |
US9601458B2 (en) | 2010-10-14 | 2017-03-21 | Samsung Electronics Co., Ltd. | Stacked semiconductor package including connections electrically connecting first and second semiconductor packages |
US8957527B2 (en) | 2010-11-15 | 2015-02-17 | Tessera, Inc. | Microelectronic package with terminals on dielectric mass |
US9324681B2 (en) | 2010-12-13 | 2016-04-26 | Tessera, Inc. | Pin attachment |
US20120146206A1 (en) * | 2010-12-13 | 2012-06-14 | Tessera Research Llc | Pin attachment |
US9721872B1 (en) * | 2011-02-18 | 2017-08-01 | Amkor Technology, Inc. | Methods and structures for increasing the allowable die size in TMV packages |
US11488892B2 (en) | 2011-02-18 | 2022-11-01 | Amkor Technology Singapore Holding Pte. Ltd. | Methods and structures for increasing the allowable die size in TMV packages |
US10347562B1 (en) | 2011-02-18 | 2019-07-09 | Amkor Technology, Inc. | Methods and structures for increasing the allowable die size in TMV packages |
US9543269B2 (en) * | 2011-03-22 | 2017-01-10 | Nantong Fujitsu Microelectronics Co., Ltd. | System-level packaging methods and structures |
US20130320534A1 (en) * | 2011-03-22 | 2013-12-05 | Yujuan Tao | System-level packaging methods and structures |
US10741499B2 (en) | 2011-03-22 | 2020-08-11 | Tongfu Microelectronics Co., Ltd. | System-level packaging structures |
JP2017041643A (en) * | 2011-05-03 | 2017-02-23 | テッセラ,インコーポレイテッド | Package-on-package assembly with wire bond to encapsulation surface |
US10593643B2 (en) | 2011-05-03 | 2020-03-17 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US9093435B2 (en) | 2011-05-03 | 2015-07-28 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
JP2014513439A (en) * | 2011-05-03 | 2014-05-29 | テッセラ,インコーポレイテッド | Package-on-package assembly with wire bond leading to sealing surface |
TWI608588B (en) * | 2011-05-03 | 2017-12-11 | 泰斯拉公司 | Package-on-package assembly with wire bonds to encapsulation surface |
US9691731B2 (en) | 2011-05-03 | 2017-06-27 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US10062661B2 (en) | 2011-05-03 | 2018-08-28 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US9224717B2 (en) | 2011-05-03 | 2015-12-29 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US11424211B2 (en) | 2011-05-03 | 2022-08-23 | Tessera Llc | Package-on-package assembly with wire bonds to encapsulation surface |
US9105483B2 (en) | 2011-10-17 | 2015-08-11 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US9041227B2 (en) | 2011-10-17 | 2015-05-26 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US8836136B2 (en) | 2011-10-17 | 2014-09-16 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US11189595B2 (en) | 2011-10-17 | 2021-11-30 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US9252122B2 (en) | 2011-10-17 | 2016-02-02 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US9761558B2 (en) | 2011-10-17 | 2017-09-12 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US10756049B2 (en) | 2011-10-17 | 2020-08-25 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US11735563B2 (en) | 2011-10-17 | 2023-08-22 | Invensas Llc | Package-on-package assembly with wire bond vias |
US9842745B2 (en) | 2012-02-17 | 2017-12-12 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US9691679B2 (en) | 2012-02-24 | 2017-06-27 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US9349706B2 (en) | 2012-02-24 | 2016-05-24 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US10510659B2 (en) | 2012-05-22 | 2019-12-17 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9953914B2 (en) | 2012-05-22 | 2018-04-24 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US10170412B2 (en) | 2012-05-22 | 2019-01-01 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9391008B2 (en) | 2012-07-31 | 2016-07-12 | Invensas Corporation | Reconstituted wafer-level package DRAM |
US9917073B2 (en) | 2012-07-31 | 2018-03-13 | Invensas Corporation | Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US10297582B2 (en) | 2012-08-03 | 2019-05-21 | Invensas Corporation | BVA interposer |
US8975738B2 (en) | 2012-11-12 | 2015-03-10 | Invensas Corporation | Structure for microelectronic packaging with terminals on dielectric mass |
US9615456B2 (en) | 2012-12-20 | 2017-04-04 | Invensas Corporation | Microelectronic assembly for microelectronic packaging with bond elements to encapsulation surface |
US9095074B2 (en) | 2012-12-20 | 2015-07-28 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
US9601454B2 (en) | 2013-02-01 | 2017-03-21 | Invensas Corporation | Method of forming a component having wire bonds and a stiffening layer |
US10460958B2 (en) | 2013-08-07 | 2019-10-29 | Invensas Corporation | Method of manufacturing embedded packaging with preformed vias |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US10008477B2 (en) | 2013-09-16 | 2018-06-26 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
CN103579171A (en) * | 2013-10-11 | 2014-02-12 | 三星半导体(中国)研究开发有限公司 | Semiconductor packaging piece and manufacturing method thereof |
US9852969B2 (en) | 2013-11-22 | 2017-12-26 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9728527B2 (en) | 2013-11-22 | 2017-08-08 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10290613B2 (en) | 2013-11-22 | 2019-05-14 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10026717B2 (en) | 2013-11-22 | 2018-07-17 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US10629567B2 (en) | 2013-11-22 | 2020-04-21 | Invensas Corporation | Multiple plated via arrays of different wire heights on same substrate |
US9837330B2 (en) | 2014-01-17 | 2017-12-05 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US10529636B2 (en) | 2014-01-17 | 2020-01-07 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US11404338B2 (en) | 2014-01-17 | 2022-08-02 | Invensas Corporation | Fine pitch bva using reconstituted wafer with area array accessible for testing |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US9646917B2 (en) | 2014-05-29 | 2017-05-09 | Invensas Corporation | Low CTE component with wire bond interconnects |
US10475726B2 (en) | 2014-05-29 | 2019-11-12 | Invensas Corporation | Low CTE component with wire bond interconnects |
US10032647B2 (en) | 2014-05-29 | 2018-07-24 | Invensas Corporation | Low CTE component with wire bond interconnects |
US9412714B2 (en) | 2014-05-30 | 2016-08-09 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
US9947641B2 (en) | 2014-05-30 | 2018-04-17 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US10806036B2 (en) | 2015-03-05 | 2020-10-13 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US10008469B2 (en) | 2015-04-30 | 2018-06-26 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
US10115678B2 (en) | 2015-10-12 | 2018-10-30 | Invensas Corporation | Wire bond wires for interference shielding |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US10559537B2 (en) | 2015-10-12 | 2020-02-11 | Invensas Corporation | Wire bond wires for interference shielding |
US9812402B2 (en) | 2015-10-12 | 2017-11-07 | Invensas Corporation | Wire bond wires for interference shielding |
US11462483B2 (en) | 2015-10-12 | 2022-10-04 | Invensas Llc | Wire bond wires for interference shielding |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US10043779B2 (en) | 2015-11-17 | 2018-08-07 | Invensas Corporation | Packaged microelectronic device for a package-on-package device |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
US10325877B2 (en) | 2015-12-30 | 2019-06-18 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US10658302B2 (en) | 2016-07-29 | 2020-05-19 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
CN110600461A (en) * | 2019-08-30 | 2019-12-20 | 华为技术有限公司 | Packaging structure and electronic equipment |
CN110600461B (en) * | 2019-08-30 | 2022-04-22 | 荣耀终端有限公司 | Packaging structure and electronic equipment |
Also Published As
Publication number | Publication date |
---|---|
US7242081B1 (en) | 2007-07-10 |
TWI331382B (en) | 2010-10-01 |
TW200741997A (en) | 2007-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7242081B1 (en) | Stacked package structure | |
USRE49046E1 (en) | Methods and apparatus for package on package devices | |
US7579690B2 (en) | Semiconductor package structure | |
US7595227B2 (en) | Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same | |
US8236608B2 (en) | Stacking package structure with chip embedded inside and die having through silicon via and method of the same | |
US7554185B2 (en) | Flip chip and wire bond semiconductor package | |
US8772921B2 (en) | Interposer for semiconductor package | |
US6201302B1 (en) | Semiconductor package having multi-dies | |
KR101478875B1 (en) | Package on package devices and methods of packaging semiconductor dies | |
US8704383B2 (en) | Silicon-based thin substrate and packaging schemes | |
US20170084550A1 (en) | Backside Redistribution Layer (RDL) Structure | |
KR20090080752A (en) | Semiconductor package and manufacturing method therof | |
JP2009239256A (en) | Semiconductor device and method of fabricating same | |
US11869829B2 (en) | Semiconductor device with through-mold via | |
US20230207416A1 (en) | Semiconductor packages | |
CN111952274A (en) | Electronic package and manufacturing method thereof | |
US20140008785A1 (en) | Package Redistribution Layer Structure and Method of Forming Same | |
US20100123236A1 (en) | Semiconductor package having adhesive layer and method of manufacturing the same | |
US7276800B2 (en) | Carrying structure of electronic components | |
US10741499B2 (en) | System-level packaging structures | |
KR100959606B1 (en) | Stack package and method for fabricating of the same | |
US20130256915A1 (en) | Packaging substrate, semiconductor package and fabrication method thereof | |
US20090039493A1 (en) | Packaging substrate and application thereof | |
US20230060520A1 (en) | Semiconductor package and semiconductor device | |
US20230111207A1 (en) | Semiconductor package including sub-package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED SEMICONDUCTOR ENGINEERING INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, YONGGILL;REEL/FRAME:019539/0944 Effective date: 20070604 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |