US20070216033A1 - Carrierless chip package for integrated circuit devices, and methods of making same - Google Patents

Carrierless chip package for integrated circuit devices, and methods of making same Download PDF

Info

Publication number
US20070216033A1
US20070216033A1 US11/384,734 US38473406A US2007216033A1 US 20070216033 A1 US20070216033 A1 US 20070216033A1 US 38473406 A US38473406 A US 38473406A US 2007216033 A1 US2007216033 A1 US 2007216033A1
Authority
US
United States
Prior art keywords
integrated circuit
circuit chip
wire bonds
conductive
encapsulant material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/384,734
Inventor
David Corisis
Lee Kuan
Chong Hui
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Bank NA
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US11/384,734 priority Critical patent/US20070216033A1/en
Assigned to MICRON TECHNOLOGY, INC reassignment MICRON TECHNOLOGY, INC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CORISIS, DAVID J., HUI, CHONG CHIN, KUAN, LEE CHOON
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CORISIS, DAVID J., HUI, CHONG CHI, KUAN, LEE CHOON
Priority to US11/677,291 priority patent/US7504285B2/en
Priority to EP07758569.3A priority patent/EP2005469B1/en
Priority to PCT/US2007/064028 priority patent/WO2007109486A2/en
Priority to JP2009501655A priority patent/JP5263546B2/en
Priority to KR1020087025143A priority patent/KR101032546B1/en
Publication of US20070216033A1 publication Critical patent/US20070216033A1/en
Priority to US12/020,899 priority patent/US9673121B2/en
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON TECHNOLOGY, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT reassignment MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: MICRON TECHNOLOGY, INC.
Priority to US15/612,174 priority patent/US20170271228A1/en
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Assignors: MICRON TECHNOLOGY, INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON SEMICONDUCTOR PRODUCTS, INC., MICRON TECHNOLOGY, INC.
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Assigned to MICRON SEMICONDUCTOR PRODUCTS, INC., MICRON TECHNOLOGY, INC. reassignment MICRON SEMICONDUCTOR PRODUCTS, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568Temporary substrate used as encapsulation process aid
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01027Cobalt [Co]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/143Digital devices
    • H01L2924/1433Application-specific integrated circuit [ASIC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • H01L2924/1816Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip

Definitions

  • the present invention generally relates to the field of packaging integrated circuit devices, and, more particularly, to a carrierless chip package for integrated circuit devices, and various methods of make same.
  • Microelectronic devices generally have a die (i.e., a chip) that includes integrated circuitry having a high density of very small components.
  • a large number of die are manufactured on a single wafer using many different processes that may be repeated at various stages (e.g., implanting, doping, photolithography, chemical vapor deposition, plasma vapor deposition, plating, planarizing, etching, etc.).
  • the die typically include an array of very small bond pads electrically coupled to the integrated circuitry.
  • the bond pads are the external electrical contacts on the die through which the supply voltage, signals, etc. are transmitted to and from the integrated circuitry.
  • the die are then separated from one another (i.e., singulated) by backgrinding and cutting the wafer. After the wafer has been singulated, the individual die are typically “packaged” to couple the bond pads to a larger array of electrical terminals that can be more easily coupled to the various power supply lines, signal lines and ground lines.
  • FIGS. 1A-1B are, respectively, a cross-sectional and top view of an illustrative packaged integrated circuit (IC) device 10 .
  • the packaged IC device 10 is comprised of an integrated circuit chip 12 that is affixed to a carrier 14 by an adhesive material 18 .
  • the chip 12 and carrier 14 comprise a plurality of bond pads 20 and 22 , respectively.
  • a plurality of wire bonds 24 conductively couple the bond pads 20 on the chip 12 with the bond pads 22 on the carrier 14 .
  • a conductive structure 28 such as a printed circuit board, a motherboard, a memory module, or the like.
  • the conductive structure 28 typically comprises a plurality of insulated traces (not shown) and a plurality of bond pads 30 .
  • the chip 12 is conductively coupled to the conductive structure 28 by a plurality of solder balls 30 .
  • the chip 12 is encapsulated with a molding or epoxy compound 16 .
  • FIG. 1B is a top view of the device 10 with the epoxy compound 16 removed.
  • the bond pads 22 on the carrier 14 occupy a lot of space.
  • the presence of the bond pads 22 can, in some cases, cause the carrier 14 to delaminate. Such delamination can cause the chip 12 to fail or at least not perform up to its full capabilities.
  • the packaged IC device 10 can be relatively large due to its basic configuration, the components involved, and the manner in which it is fabricated.
  • the distance 11 between the edge of the chip 12 and the edge of the epoxy compound 16 may range from approximately 0.5-1.0 mm.
  • the carrier 14 may have a thickness that varies from approximately 125-450 ⁇ m, depending on the application and the composition of the carrier 14 .
  • the thickness of the epoxy compound 16 may also vary, e.g., from approximately 0.5-1.2 mm.
  • the overall height 13 of the carrier 14 and epoxy compound 16 may range from approximately 0.40-1.65 mm.
  • the present invention is directed to a device and various methods that may solve, or at least reduce, some or all of the aforementioned problems.
  • the present invention is generally directed to a carrierless chip package for integrated circuit devices, and various methods of make same.
  • the device comprises an integrated circuit chip comprising an exposed backside surface defining a plane, a plurality of wire bonds that are conductively coupled to the integrated circuit chip, each of the plurality of wire bonds being conductively coupled to a conductive exposed portion, a portion of the conductive exposed portion being positioned in the plane defined by the backside surface, and an encapsulant material positioned adjacent the integrated circuit chip and the plurality of wire bonds.
  • the device comprises an integrated circuit chip comprising an exposed backside surface defining a plane, a plurality of wire bonds that are conductively coupled to the integrated circuit chip, each of the plurality of wire bonds being conductively coupled to a conductive exposed portion, a portion of the conductive exposed portion being positioned in the plane defined by the backside surface, and an encapsulant material positioned adjacent the integrated circuit chip and the plurality of wire bonds, the encapsulant material comprising a bottom surface that is positioned substantially in the plane, wherein a distance from a side of the integrated circuit chip to a side of the encapsulant material ranges from approximately 0.1-0.4 mm.
  • the device comprises an integrated circuit chip comprising an exposed backside surface defining a plane and a plurality of wire bonds that are conductively coupled to the integrated circuit chip, each of the plurality of wire bonds being conductively coupled to a conductive exposed portion, a portion of the conductive exposed portion being positioned in the plane defined by the backside surface, wherein the exposed conductive portions lying in the plane have a substantially rounded configuration.
  • the device further comprises an encapsulant material positioned adjacent the integrated circuit chip and the plurality of wire bonds and a conductive structure that is conductively coupled to the exposed conductive portions.
  • the method comprises positioning an integrated circuit chip adjacent a sacrificial structure comprising a conductive portion, the integrated circuit chip comprising a backside surface, attaching a plurality of wire bonds to the integrated circuit chip, attaching the plurality of wire bonds to the conductive portion of the sacrificial structure to thereby define a conductive portion coupled to each of the wire bonds, forming an encapsulant material adjacent the integrated circuit chip, the wire bonds and the sacrificial structure, and removing the sacrificial structure to thereby expose the backside surface of the integrated circuit chip and at least a portion of the conductive portion that is conductively coupled to each of the plurality of wire bonds.
  • the method comprises positioning an integrated circuit chip adjacent a sacrificial structure comprising a conductive layer, the integrated circuit chip comprising a backside surface, attaching a plurality of wire bonds to the integrated circuit chip and to the conductive layer of the sacrificial structure to thereby define a conductive portion coupled to each of the wire bonds, forming an encapsulant material adjacent the integrated circuit chip, the wire bonds and the conductive layer of the sacrificial structure, and performing a planarization process to remove the sacrificial structure to thereby expose the backside surface of the integrated circuit chip and at least a portion of the conductive portion conductively coupled to each of the plurality of wire bonds.
  • the method comprises positioning an integrated circuit chip adjacent a sacrificial structure comprising a plurality of spaced-apart conductive structures, the integrated circuit chip comprising a backside surface, attaching each of a plurality of wire bonds to the integrated circuit chip and to one of the spaced-apart conductive structures of the sacrificial structure to thereby define a conductive portion coupled to each of the wire bonds, forming an encapsulant material adjacent the integrated circuit chip, the wire bonds and the sacrificial structure, and performing a planarization process to remove the sacrificial structure to thereby expose the backside surface of the integrated circuit chip and at least a portion of the conductive portion conductively coupled to each of the plurality of wire bonds.
  • FIGS. 1A-1B depict an illustrative prior art packaged integrated circuit device
  • FIGS. 2A-2C are various views of a packaged integrated circuit device in accordance with various aspects of the present invention.
  • FIGS. 3A-3E are various views of one illustrative method of forming the device shown in FIGS. 2A-2C ;
  • FIG. 4 depicts an alternative embodiment of the conductive portion of the sacrificial structure.
  • FIGS. 2A-2C depict one illustrative embodiment of a packaged integrated circuit (IC) device 100 in accordance with one aspect of the present invention.
  • the device 100 comprises an integrated circuit chip (IC chip) 102 , a plurality of bond pads 104 , a plurality of wire bonds 106 , each of which are conductively coupled to an exposed conductive portion 108 .
  • IC chip integrated circuit chip
  • FIG. 2A Also depicted in FIG. 2A is the exposed backside 110 of the IC chip 102 .
  • An encapsulant material 105 e.g., an epoxy or molding material, encapsulates the IC chip 102 except for the exposed backside surface 110 .
  • FIG. 2B is a bottom view of the device 100 .
  • the conductive portions 108 are positioned in the encapsulant material 105 around the perimeter of the IC chip 102 .
  • the exposed conductive portions 108 are on substantially the same plane as the exposed backside 110 of the IC chip 102 .
  • the exposed conductive portions 108 may have a generally circular cross-sectional configuration and a diameter 109 of approximately 16-80 ⁇ m.
  • FIG. 2C is one illustrative example that depicts how the device 100 may be conductively coupled to a conductive structure 28 .
  • the conductive structure 28 may be any type of structure to which it is desired to operatively couple an integrated circuit device, e.g., a printed circuit board, a silicon interposer, a motherboard, flex tape, a memory module, etc.
  • the device 100 may be operatively coupled to the conductive structure 28 by a plurality of solder balls 32 that are conductively coupled to the exposed conductive portions 108 and the bond pads 30 on the conductive structure 28 .
  • the device 100 may be conductively coupled to the conductive structure 28 by a variety of known techniques.
  • the packaged device 100 may be employed with any type of IC chip 102 , e.g., memory chips, microprocessors, ASICs, etc. Additionally, the precise shape, location and material of the illustrative bond pads 104 and wire bonds 106 may vary depending upon the particular application. Thus, the illustrative embodiment depicted herein should not be considered a limitation of the present invention.
  • FIGS. 3A-3E depict one illustrative method of forming the packaged IC device 100 .
  • FIG. 3A depicts a plurality of singulated IC chips 102 that are ready to be packaged.
  • the IC chips 102 have been manufactured and singulated using any of a variety of known processing techniques.
  • the IC chips 102 will be attached to a sacrificial structure 120 using, for example, an adhesive material 103 or adhesive tape.
  • the sacrificial structure 120 comprises at least some conductive material to which the wire bonds 106 will be attached, as described more fully below.
  • FIG. 3A depicts a plurality of singulated IC chips 102 that are ready to be packaged.
  • the IC chips 102 have been manufactured and singulated using any of a variety of known processing techniques.
  • the IC chips 102 will be attached to a sacrificial structure 120 using, for example, an adhesive material 103 or adhesive tape.
  • the sacrificial structure 120 comprises at least some conductive
  • the sacrificial structure 120 comprises a substrate 122 and a layer of conductive material 124 , e.g., a metal such as aluminum.
  • the substrate 122 is comprised of a ceramic material and it may have a thickness of approximately 0.135-0.5 mm.
  • the substrate 122 may also be comprised of other materials, such as an organic laminate, polymer, polyester, silicon, etc.
  • the layer of conductive material 124 may be deposited by a variety of known processes, e.g., sputter deposition, and it may have a thickness of approximately 0.1-30 ⁇ m. In the illustrative embodiment depicted in FIG.
  • the conductive portion of the sacrificial structure 120 takes the illustrative form of the conductive layer 124 .
  • the conductive portion of the sacrificial structure 120 may take the form of a plurality of spaced-apart conductive structures 124 A that correspond in location to the conductive end portions 108 of the device 100 .
  • the spaced-apart conductive region 124 A may be of any desired shape, i.e., rectangular, rounded, etc. Other structures are also possible.
  • the wire bonds 106 are attached to the IC chips 102 and the conductive portion of the sacrificial structure 120 , e.g., the illustrative conductive layer 124 .
  • the wire bonds 106 may be comprised of a variety of materials, e.g., gold, aluminum, copper, etc., and they may be attached to the IC chip 102 and the conductive layer 124 using a variety of known techniques. Attaching the wire bonds 106 to the conductive portion of the sacrificial structure 120 results in the formation of the conductive end portions 108 .
  • the conductive end portions 108 may comprise a combination of such materials.
  • an encapsulant 105 e.g., an epoxy material or molding compound, is formed around the IC chips 102 .
  • the encapsulant 105 may be comprised of a variety of known materials, such as epoxy, liquid encapsulant, epoxy mold compound, a powder, etc., and it may be applied or formed around the IC chips 102 using a variety of known techniques.
  • one or more process operations are then performed to remove the sacrificial structure 120 thereby exposing the backside 110 of the IC chips 102 and the exposed conductive portions 108 .
  • the sacrificial structure 120 may be removed by a variety of techniques. In one illustrative embodiment, the sacrificial structure 120 may be removed by performing a planarization process. For example, the sacrificial structure 120 may be removed by performing one or more chemical mechanical polishing processes, by performing a grinding process, or by performing an etching process, or a combination of such processes. The end result of these operations is a substantially planar surface 105 A which exposes the backside 110 of the IC chips 102 and the exposed conductive portions 108 .
  • FIG. 3E depicts three individual packaged devices 100 after they have been singulated and after the encapsulant material 105 has been trimmed.
  • the physical space occupied by the packaged device IC 100 may be reduced as compared to prior art packaged IC devices. Since the present invention does not involve the formation of the relatively large conductive bond pads 22 on a carrier 14 , as shown in FIG. 1A , the length and width of the overall packaged IC device 100 may be reduced. For example, as shown in FIG. 2A , the horizontal dimension 111 from the edge of the IC chip 102 to the edge of the encapsulant material 105 may be approximately 0.1-0.4 mm. In contrast, the corresponding dimension 11 for the device 10 shown in FIG. 1A may be approximately 0.5-1.0 mm. Thus, through use of the present invention, the “footprint” of the packaged IC device 100 may be reduced.
  • the illustrative packaged IC device 100 disclosed herein does not comprise a carrier structure, like the carrier 14 depicted in FIG. 1A , it occupies less vertical space, i.e., it is shorter, as compared to prior art packaged IC devices.
  • the overall height 113 (see FIG. 2A ) of the packaged IC device 100 may range from approximately 0.1-0.5 mm.

Abstract

Disclosed is a carrierless chip package for integrated circuit devices, and various methods of make same. In one illustrative embodiment, the device includes an integrated circuit chip comprising an exposed backside surface defining a plane, a plurality of wire bonds that are conductively coupled to the integrated circuit chip, each of the plurality of wire bonds being conductively coupled to a conductive exposed portion, a portion of the conductive exposed portion being positioned in the plane defined by the backside surface, and an encapsulant material positioned adjacent the integrated circuit chip and the plurality of wire bonds.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention generally relates to the field of packaging integrated circuit devices, and, more particularly, to a carrierless chip package for integrated circuit devices, and various methods of make same.
  • 2. Description of the Related Art
  • Microelectronic devices generally have a die (i.e., a chip) that includes integrated circuitry having a high density of very small components. In a typical process, a large number of die are manufactured on a single wafer using many different processes that may be repeated at various stages (e.g., implanting, doping, photolithography, chemical vapor deposition, plasma vapor deposition, plating, planarizing, etching, etc.). The die typically include an array of very small bond pads electrically coupled to the integrated circuitry. The bond pads are the external electrical contacts on the die through which the supply voltage, signals, etc. are transmitted to and from the integrated circuitry. The die are then separated from one another (i.e., singulated) by backgrinding and cutting the wafer. After the wafer has been singulated, the individual die are typically “packaged” to couple the bond pads to a larger array of electrical terminals that can be more easily coupled to the various power supply lines, signal lines and ground lines.
  • Electronic products require packaged microelectronic devices to have an extremely high density of components in a very limited space. For example, the space available for memory devices, processors, displays and other microelectronic components is quite limited in cell phones, PDAs, portable computers and many other products. As such, there is a strong drive to reduce the height of a packaged microelectronic device and the surface area or “footprint” of a microelectronic device on a printed circuit board. Reducing the size of a microelectronic device is difficult because high performance microelectronic devices generally have more bond pads, which result in larger ball/grid arrays and thus larger footprints.
  • FIGS. 1A-1B are, respectively, a cross-sectional and top view of an illustrative packaged integrated circuit (IC) device 10. The packaged IC device 10 is comprised of an integrated circuit chip 12 that is affixed to a carrier 14 by an adhesive material 18. The chip 12 and carrier 14 comprise a plurality of bond pads 20 and 22, respectively. A plurality of wire bonds 24 conductively couple the bond pads 20 on the chip 12 with the bond pads 22 on the carrier 14. Also depicted in FIG. 1A is a conductive structure 28, such as a printed circuit board, a motherboard, a memory module, or the like. The conductive structure 28 typically comprises a plurality of insulated traces (not shown) and a plurality of bond pads 30. In one illustrative embodiment, the chip 12 is conductively coupled to the conductive structure 28 by a plurality of solder balls 30. The chip 12 is encapsulated with a molding or epoxy compound 16.
  • FIG. 1B is a top view of the device 10 with the epoxy compound 16 removed. As shown therein, the bond pads 22 on the carrier 14 occupy a lot of space. The presence of the bond pads 22 can, in some cases, cause the carrier 14 to delaminate. Such delamination can cause the chip 12 to fail or at least not perform up to its full capabilities. Moreover, the packaged IC device 10 can be relatively large due to its basic configuration, the components involved, and the manner in which it is fabricated. For example, the distance 11 between the edge of the chip 12 and the edge of the epoxy compound 16 may range from approximately 0.5-1.0 mm. The carrier 14 may have a thickness that varies from approximately 125-450 μm, depending on the application and the composition of the carrier 14. Similarly, the thickness of the epoxy compound 16 may also vary, e.g., from approximately 0.5-1.2 mm. Thus, the overall height 13 of the carrier 14 and epoxy compound 16 may range from approximately 0.40-1.65 mm.
  • The present invention is directed to a device and various methods that may solve, or at least reduce, some or all of the aforementioned problems.
  • SUMMARY OF THE INVENTION
  • The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
  • The present invention is generally directed to a carrierless chip package for integrated circuit devices, and various methods of make same. In one illustrative embodiment, the device comprises an integrated circuit chip comprising an exposed backside surface defining a plane, a plurality of wire bonds that are conductively coupled to the integrated circuit chip, each of the plurality of wire bonds being conductively coupled to a conductive exposed portion, a portion of the conductive exposed portion being positioned in the plane defined by the backside surface, and an encapsulant material positioned adjacent the integrated circuit chip and the plurality of wire bonds.
  • In another illustrative embodiment, the device comprises an integrated circuit chip comprising an exposed backside surface defining a plane, a plurality of wire bonds that are conductively coupled to the integrated circuit chip, each of the plurality of wire bonds being conductively coupled to a conductive exposed portion, a portion of the conductive exposed portion being positioned in the plane defined by the backside surface, and an encapsulant material positioned adjacent the integrated circuit chip and the plurality of wire bonds, the encapsulant material comprising a bottom surface that is positioned substantially in the plane, wherein a distance from a side of the integrated circuit chip to a side of the encapsulant material ranges from approximately 0.1-0.4 mm.
  • In yet another illustrative embodiment, the device comprises an integrated circuit chip comprising an exposed backside surface defining a plane and a plurality of wire bonds that are conductively coupled to the integrated circuit chip, each of the plurality of wire bonds being conductively coupled to a conductive exposed portion, a portion of the conductive exposed portion being positioned in the plane defined by the backside surface, wherein the exposed conductive portions lying in the plane have a substantially rounded configuration. The device further comprises an encapsulant material positioned adjacent the integrated circuit chip and the plurality of wire bonds and a conductive structure that is conductively coupled to the exposed conductive portions.
  • In one illustrative embodiment, the method comprises positioning an integrated circuit chip adjacent a sacrificial structure comprising a conductive portion, the integrated circuit chip comprising a backside surface, attaching a plurality of wire bonds to the integrated circuit chip, attaching the plurality of wire bonds to the conductive portion of the sacrificial structure to thereby define a conductive portion coupled to each of the wire bonds, forming an encapsulant material adjacent the integrated circuit chip, the wire bonds and the sacrificial structure, and removing the sacrificial structure to thereby expose the backside surface of the integrated circuit chip and at least a portion of the conductive portion that is conductively coupled to each of the plurality of wire bonds.
  • In another illustrative embodiment, the method comprises positioning an integrated circuit chip adjacent a sacrificial structure comprising a conductive layer, the integrated circuit chip comprising a backside surface, attaching a plurality of wire bonds to the integrated circuit chip and to the conductive layer of the sacrificial structure to thereby define a conductive portion coupled to each of the wire bonds, forming an encapsulant material adjacent the integrated circuit chip, the wire bonds and the conductive layer of the sacrificial structure, and performing a planarization process to remove the sacrificial structure to thereby expose the backside surface of the integrated circuit chip and at least a portion of the conductive portion conductively coupled to each of the plurality of wire bonds.
  • In yet another illustrative embodiment, the method comprises positioning an integrated circuit chip adjacent a sacrificial structure comprising a plurality of spaced-apart conductive structures, the integrated circuit chip comprising a backside surface, attaching each of a plurality of wire bonds to the integrated circuit chip and to one of the spaced-apart conductive structures of the sacrificial structure to thereby define a conductive portion coupled to each of the wire bonds, forming an encapsulant material adjacent the integrated circuit chip, the wire bonds and the sacrificial structure, and performing a planarization process to remove the sacrificial structure to thereby expose the backside surface of the integrated circuit chip and at least a portion of the conductive portion conductively coupled to each of the plurality of wire bonds.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
  • FIGS. 1A-1B depict an illustrative prior art packaged integrated circuit device;
  • FIGS. 2A-2C are various views of a packaged integrated circuit device in accordance with various aspects of the present invention;
  • FIGS. 3A-3E are various views of one illustrative method of forming the device shown in FIGS. 2A-2C; and
  • FIG. 4 depicts an alternative embodiment of the conductive portion of the sacrificial structure.
  • While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
  • DETAILED DESCRIPTION OF THE INVENTION
  • Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
  • The present invention will now be described with reference to the attached figures. Various regions and structures of a packaged integrated circuit device are depicted in the drawings. For purposes of clarity and explanation, the relative sizes of the various features depicted in the drawings may be exaggerated or reduced as compared to the size of those features or structures on real-world packaged devices. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present invention. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be explicitly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
  • FIGS. 2A-2C depict one illustrative embodiment of a packaged integrated circuit (IC) device 100 in accordance with one aspect of the present invention. As shown in FIG. 2A, the device 100 comprises an integrated circuit chip (IC chip) 102, a plurality of bond pads 104, a plurality of wire bonds 106, each of which are conductively coupled to an exposed conductive portion 108. Also depicted in FIG. 2A is the exposed backside 110 of the IC chip 102. An encapsulant material 105, e.g., an epoxy or molding material, encapsulates the IC chip 102 except for the exposed backside surface 110. FIG. 2B is a bottom view of the device 100. As shown therein, the conductive portions 108 are positioned in the encapsulant material 105 around the perimeter of the IC chip 102. In the illustrative embodiment depicted in FIGS. 2A-2C, the exposed conductive portions 108 are on substantially the same plane as the exposed backside 110 of the IC chip 102. Moreover, in one illustrative embodiment, the exposed conductive portions 108 may have a generally circular cross-sectional configuration and a diameter 109 of approximately 16-80 μm.
  • FIG. 2C is one illustrative example that depicts how the device 100 may be conductively coupled to a conductive structure 28. The conductive structure 28 may be any type of structure to which it is desired to operatively couple an integrated circuit device, e.g., a printed circuit board, a silicon interposer, a motherboard, flex tape, a memory module, etc. As shown therein, the device 100 may be operatively coupled to the conductive structure 28 by a plurality of solder balls 32 that are conductively coupled to the exposed conductive portions 108 and the bond pads 30 on the conductive structure 28. As will be recognized by those skilled in the art after a complete reading of the present application, the device 100 may be conductively coupled to the conductive structure 28 by a variety of known techniques.
  • As will be recognized by those skilled in the art after a complete reading of the present application, the packaged device 100 may be employed with any type of IC chip 102, e.g., memory chips, microprocessors, ASICs, etc. Additionally, the precise shape, location and material of the illustrative bond pads 104 and wire bonds 106 may vary depending upon the particular application. Thus, the illustrative embodiment depicted herein should not be considered a limitation of the present invention.
  • FIGS. 3A-3E depict one illustrative method of forming the packaged IC device 100. FIG. 3A depicts a plurality of singulated IC chips 102 that are ready to be packaged. The IC chips 102 have been manufactured and singulated using any of a variety of known processing techniques. Initially, as indicated in FIG. 3B, the IC chips 102 will be attached to a sacrificial structure 120 using, for example, an adhesive material 103 or adhesive tape. The sacrificial structure 120 comprises at least some conductive material to which the wire bonds 106 will be attached, as described more fully below. In the illustrative embodiment depicted in FIG. 3A, the sacrificial structure 120 comprises a substrate 122 and a layer of conductive material 124, e.g., a metal such as aluminum. In one embodiment, the substrate 122 is comprised of a ceramic material and it may have a thickness of approximately 0.135-0.5 mm. The substrate 122 may also be comprised of other materials, such as an organic laminate, polymer, polyester, silicon, etc. The layer of conductive material 124 may be deposited by a variety of known processes, e.g., sputter deposition, and it may have a thickness of approximately 0.1-30 μm. In the illustrative embodiment depicted in FIG. 3A, the conductive portion of the sacrificial structure 120 takes the illustrative form of the conductive layer 124. However, other forms are also possible. For example, as shown in FIG. 4, the conductive portion of the sacrificial structure 120 may take the form of a plurality of spaced-apart conductive structures 124A that correspond in location to the conductive end portions 108 of the device 100. The spaced-apart conductive region 124A may be of any desired shape, i.e., rectangular, rounded, etc. Other structures are also possible.
  • Next, as indicated in FIG. 3B, the wire bonds 106 are attached to the IC chips 102 and the conductive portion of the sacrificial structure 120, e.g., the illustrative conductive layer 124. The wire bonds 106 may be comprised of a variety of materials, e.g., gold, aluminum, copper, etc., and they may be attached to the IC chip 102 and the conductive layer 124 using a variety of known techniques. Attaching the wire bonds 106 to the conductive portion of the sacrificial structure 120 results in the formation of the conductive end portions 108. Thus, depending on the particular materials of construction of the wire bond 106 and the conductive portion of the sacrificial structure 120, e.g., the conductive layer 124, the conductive end portions 108 may comprise a combination of such materials.
  • Then, as shown in FIG. 3C, an encapsulant 105, e.g., an epoxy material or molding compound, is formed around the IC chips 102. The encapsulant 105 may be comprised of a variety of known materials, such as epoxy, liquid encapsulant, epoxy mold compound, a powder, etc., and it may be applied or formed around the IC chips 102 using a variety of known techniques.
  • As shown in FIG. 3D, one or more process operations are then performed to remove the sacrificial structure 120 thereby exposing the backside 110 of the IC chips 102 and the exposed conductive portions 108. The sacrificial structure 120 may be removed by a variety of techniques. In one illustrative embodiment, the sacrificial structure 120 may be removed by performing a planarization process. For example, the sacrificial structure 120 may be removed by performing one or more chemical mechanical polishing processes, by performing a grinding process, or by performing an etching process, or a combination of such processes. The end result of these operations is a substantially planar surface 105A which exposes the backside 110 of the IC chips 102 and the exposed conductive portions 108. FIG. 3E depicts three individual packaged devices 100 after they have been singulated and after the encapsulant material 105 has been trimmed.
  • Through use of the present invention, the physical space occupied by the packaged device IC 100 may be reduced as compared to prior art packaged IC devices. Since the present invention does not involve the formation of the relatively large conductive bond pads 22 on a carrier 14, as shown in FIG. 1A, the length and width of the overall packaged IC device 100 may be reduced. For example, as shown in FIG. 2A, the horizontal dimension 111 from the edge of the IC chip 102 to the edge of the encapsulant material 105 may be approximately 0.1-0.4 mm. In contrast, the corresponding dimension 11 for the device 10 shown in FIG. 1A may be approximately 0.5-1.0 mm. Thus, through use of the present invention, the “footprint” of the packaged IC device 100 may be reduced. Additionally, since the illustrative packaged IC device 100 disclosed herein does not comprise a carrier structure, like the carrier 14 depicted in FIG. 1A, it occupies less vertical space, i.e., it is shorter, as compared to prior art packaged IC devices. For example, in one illustrative embodiment, the overall height 113 (see FIG. 2A) of the packaged IC device 100 may range from approximately 0.1-0.5 mm.
  • The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.

Claims (25)

1. A device, comprising:
an integrated circuit chip comprising an exposed backside surface defining a plane;
a plurality of wire bonds that are conductively coupled to said integrated circuit chip, each of said plurality of wire bonds being conductively coupled to a conductive exposed portion having a lowermost surface that is positioned in said plane defined by said backside surface, said lowermost surface of said exposed portion having a generally circular cross-sectional configuration within said plane; and
an encapsulant material positioned adjacent said integrated circuit chip and said plurality of wire bonds, wherein a distance from a side of said integrated circuit chip to a side of said encapsulant material ranges from approximately 0.1-0.4 mm and wherein a distance from said backside surface to a top surface of said encapsulant material ranges from approximately 0.1-0.5 mm.
2. The device of claim 1, wherein said integrated circuit chip comprises at least one of a memory device, a microprocessor and an application specific integrated circuit device.
3. The device of claim 1, wherein said wire bonds are comprised of gold.
4. The device of claim 1, wherein said wire bonds are comprised of aluminum.
5. The device of claim 1, wherein said wire bonds are comprised of copper.
6. The device of claim 1, wherein said exposed conductive portions are comprised of aluminum.
7. (canceled)
8. (canceled)
9. (canceled)
10. The device of claim 1, wherein said encapsulant material comprises an epoxy compound, a molding compound or a liquid encapsulant.
11. The device of claim 1, wherein said encapsulant material has a bottom surface that is substantially positioned in said plane.
12. The device of claim 1, wherein said backside surface is a surface that has been subjected to at least one processing operation after said encapsulant material is formed.
13. The device of claim 1, further comprising a conductive structure that is conductively coupled to said exposed conductive portions.
14. The device of claim 13, wherein said conductive structure comprises a printed circuit board, a silicon interposer, a motherboard, flex tape, or a memory module.
15. The device of claim 13, wherein said integrated circuit chip is conductively coupled to said conductive structure by a plurality of conductive balls.
16. A device, comprising:
an integrated circuit chip comprising an exposed backside surface defining a plane;
a plurality of wire bonds that are conductively coupled to said integrated circuit chip, each of said plurality of wire bonds being conductively coupled to a conductive exposed portion, having a lowermost surface that is positioned in said plane defined by said backside surface, said lowermost surface of said exposed portion having a generally circular cross-sectional configuration within said plane;
an encapsulant material positioned adjacent said integrated circuit chip and said plurality of wire bonds, said encapsulant material comprising a bottom surface that is positioned substantially in said plane, wherein a distance from a side of said integrated circuit chip to a side of said encapsulant material ranges from approximately 0.1-0.4 mm and wherein a distance from said backside surface to a top surface of said encapsulant material ranges from approximately 0.1-0.5 mm; and
a conductive structure that is conductively coupled to said exposed conductive portions.
17. The device of claim 16, wherein said integrated circuit chip comprises at least one of a memory device, a microprocessor and an application specific integrated circuit device.
18. The device of claim 16, wherein said wire bonds are comprised of at least one of gold, aluminum and copper.
19. The device of claim 16, wherein said exposed conductive portions are comprised of aluminum.
20. (canceled)
21. (Canceled)
22. (canceled)
23. The device of claim 16, wherein said conductive structure comprises a printed circuit board, a silicon interposer, a motherboard, flex tape, or a memory module.
24. The device of claim 16, wherein said integrated circuit chip is conductively coupled to said conductive structure by a plurality of solder balls.
25.-60. (canceled)
US11/384,734 2006-03-20 2006-03-20 Carrierless chip package for integrated circuit devices, and methods of making same Abandoned US20070216033A1 (en)

Priority Applications (8)

Application Number Priority Date Filing Date Title
US11/384,734 US20070216033A1 (en) 2006-03-20 2006-03-20 Carrierless chip package for integrated circuit devices, and methods of making same
US11/677,291 US7504285B2 (en) 2006-03-20 2007-02-21 Carrierless chip package for integrated circuit devices, and methods of making same
EP07758569.3A EP2005469B1 (en) 2006-03-20 2007-03-15 Method of making a carrierless chip package for integrated circuit devices
PCT/US2007/064028 WO2007109486A2 (en) 2006-03-20 2007-03-15 Carrierless chip package for integrated circuit devices, and methods of making same
JP2009501655A JP5263546B2 (en) 2006-03-20 2007-03-15 Carrierless chip package for integrated circuit devices and method of making the same
KR1020087025143A KR101032546B1 (en) 2006-03-20 2007-03-15 Carrierless chip package for integrated circuit devices, and methods of making same
US12/020,899 US9673121B2 (en) 2006-03-20 2008-01-28 Carrierless chip package for integrated circuit devices, and methods of making same
US15/612,174 US20170271228A1 (en) 2006-03-20 2017-06-02 Carrierless chip package for integrated circuit devices, and methods of making same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/384,734 US20070216033A1 (en) 2006-03-20 2006-03-20 Carrierless chip package for integrated circuit devices, and methods of making same

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US11/677,291 Division US7504285B2 (en) 2006-03-20 2007-02-21 Carrierless chip package for integrated circuit devices, and methods of making same
US12/020,899 Continuation US9673121B2 (en) 2006-03-20 2008-01-28 Carrierless chip package for integrated circuit devices, and methods of making same

Publications (1)

Publication Number Publication Date
US20070216033A1 true US20070216033A1 (en) 2007-09-20

Family

ID=38293289

Family Applications (4)

Application Number Title Priority Date Filing Date
US11/384,734 Abandoned US20070216033A1 (en) 2006-03-20 2006-03-20 Carrierless chip package for integrated circuit devices, and methods of making same
US11/677,291 Active 2026-09-29 US7504285B2 (en) 2006-03-20 2007-02-21 Carrierless chip package for integrated circuit devices, and methods of making same
US12/020,899 Active 2027-06-02 US9673121B2 (en) 2006-03-20 2008-01-28 Carrierless chip package for integrated circuit devices, and methods of making same
US15/612,174 Abandoned US20170271228A1 (en) 2006-03-20 2017-06-02 Carrierless chip package for integrated circuit devices, and methods of making same

Family Applications After (3)

Application Number Title Priority Date Filing Date
US11/677,291 Active 2026-09-29 US7504285B2 (en) 2006-03-20 2007-02-21 Carrierless chip package for integrated circuit devices, and methods of making same
US12/020,899 Active 2027-06-02 US9673121B2 (en) 2006-03-20 2008-01-28 Carrierless chip package for integrated circuit devices, and methods of making same
US15/612,174 Abandoned US20170271228A1 (en) 2006-03-20 2017-06-02 Carrierless chip package for integrated circuit devices, and methods of making same

Country Status (5)

Country Link
US (4) US20070216033A1 (en)
EP (1) EP2005469B1 (en)
JP (1) JP5263546B2 (en)
KR (1) KR101032546B1 (en)
WO (1) WO2007109486A2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070249100A1 (en) * 2006-03-20 2007-10-25 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same
EP3093877A3 (en) * 2015-05-14 2017-02-22 MediaTek, Inc Semiconductor package and fabrication method thereof
US10685943B2 (en) 2015-05-14 2020-06-16 Mediatek Inc. Semiconductor chip package with resilient conductive paste post and fabrication method thereof

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8390110B2 (en) * 2009-10-20 2013-03-05 Stats Chippac Ltd. Integrated circuit packaging system with cavity and method of manufacture thereof
CN105845697A (en) * 2015-01-15 2016-08-10 格科微电子(上海)有限公司 Wire bonding method and device for image sensor chip, and packaging system
CN105070666B (en) * 2015-07-17 2019-06-07 北京中电科电子装备有限公司 Chip, wire bonding method, device and separator for chip package
CN106486429A (en) * 2015-08-27 2017-03-08 冠研(上海)专利技术有限公司 Semiconductor chip package and its method for packing
CN106486443A (en) * 2015-08-27 2017-03-08 冠研(上海)专利技术有限公司 Simple semiconductor chip package and its method for packing
US10177074B1 (en) * 2017-10-04 2019-01-08 Semiconductor Components Industries, Llc Flexible semiconductor package
CN111657675A (en) * 2020-05-27 2020-09-15 张苏芬 Ms's boots cabinet of thigh

Citations (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5668405A (en) * 1994-09-14 1997-09-16 Nec Corporation Semiconductor device with a film carrier tape
US5677566A (en) * 1995-05-08 1997-10-14 Micron Technology, Inc. Semiconductor chip package
US5869905A (en) * 1996-01-15 1999-02-09 Kabushiki Kaisha Toshiba Molded packaging for semiconductor device and method of manufacturing the same
US5894108A (en) * 1997-02-11 1999-04-13 National Semiconductor Corporation Plastic package with exposed die
US6072239A (en) * 1995-11-08 2000-06-06 Fujitsu Limited Device having resin package with projections
US6133070A (en) * 1996-05-27 2000-10-17 Dai Nippon Printing Co., Ltd. Circuit member for semiconductor device, semiconductor device using the same, and method for manufacturing them
US20020014686A1 (en) * 1998-01-28 2002-02-07 Hitachi, Ltd. And Hitachi Ulsi Systems Co., Ltd. Semiconductor device and a method of manufacturing the same and an electronic device
US6373140B1 (en) * 1999-08-25 2002-04-16 Fujitsu Limited Semiconductor device
US6518647B1 (en) * 1999-03-15 2003-02-11 Texas Instruments Incorporated Plated aluminum leadframes for semiconductor devices, including two nickel layers, and method of fabrication
US20030062631A1 (en) * 2001-09-28 2003-04-03 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of fabricating the same
US20030132533A1 (en) * 1998-02-25 2003-07-17 Fujitsu Limited Semiconductor device, method of manufacturing semiconductor device and a method of manufacturing lead frame
US20040017000A1 (en) * 2002-07-26 2004-01-29 Stmicroelectronics, Inc. Integrated circuit package with exposed die surfaces and auxiliary attachment
US6700190B2 (en) * 2002-07-26 2004-03-02 Stmicroelectronics, Inc. Integrated circuit device with exposed upper and lower die surfaces
US6738263B2 (en) * 1998-05-04 2004-05-18 Micron Technology, Inc. Stackable ball grid array package
US20050023660A1 (en) * 2002-05-21 2005-02-03 Hitachi, Ltd. Semiconductor device and its manufacturing method
US20050035357A1 (en) * 1997-02-18 2005-02-17 Tessera, Inc. Semiconductor package having light sensitive chips
US6867500B2 (en) * 2002-04-08 2005-03-15 Micron Technology, Inc. Multi-chip module and methods
US6900528B2 (en) * 2001-06-21 2005-05-31 Micron Technology, Inc. Stacked mass storage flash memory package
US6924550B2 (en) * 2002-08-21 2005-08-02 Micron Technology, Inc. Packaged microelectronic devices and methods for assembling microelectronic devices
US20050176171A1 (en) * 2002-04-10 2005-08-11 Yoshinori Miyaki Semiconductor device and its manufacturing method
US6939739B2 (en) * 1999-02-19 2005-09-06 Micron Technology, Inc. Integrated circuit packages, ball-grid array integrated circuit packages and methods of packaging an integrated circuit
US6949821B2 (en) * 1998-11-12 2005-09-27 Micron Technology, Inc. Semiconductor package
US20050214980A1 (en) * 2004-03-24 2005-09-29 Shiu Hei M Land grid array packaged device and method of forming same
US20050218300A1 (en) * 2004-04-02 2005-10-06 Quinones Maria Clemens Y Surface mount multi-channel optocoupler
US20050253240A1 (en) * 2002-06-12 2005-11-17 Wolfgang Nuechter Micromechanical component and corresponsing production method
US6979596B2 (en) * 1996-03-19 2005-12-27 Micron Technology, Inc. Method of fabricating a tape having apertures under a lead frame for conventional IC packages
US6987325B2 (en) * 2002-04-08 2006-01-17 Micron Technology, Inc. Bond pad rerouting element and stacked semiconductor device assemblies including the rerouting element
US20070194424A1 (en) * 2006-02-17 2007-08-23 Stats Chippac Ltd. Integrated circuit package system with die on base package
US20070249100A1 (en) * 2006-03-20 2007-10-25 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3529507B2 (en) * 1995-09-04 2004-05-24 沖電気工業株式会社 Semiconductor device
US6821821B2 (en) * 1996-04-18 2004-11-23 Tessera, Inc. Methods for manufacturing resistors using a sacrificial layer
US6001671A (en) * 1996-04-18 1999-12-14 Tessera, Inc. Methods for manufacturing a semiconductor package having a sacrificial layer
JPH11321749A (en) * 1998-05-14 1999-11-24 Yamaha Motor Co Ltd Motorcycle
US6475864B1 (en) * 1999-10-21 2002-11-05 Fuji Electric Co., Ltd. Method of manufacturing a super-junction semiconductor device with an conductivity type layer
US6395580B1 (en) * 1999-11-29 2002-05-28 Taiwan Semiconductor Manufacturing Company, Ltd. Backside failure analysis for BGA package
JP2001230270A (en) 2000-02-14 2001-08-24 Fujitsu Ltd Semiconductor device and its manufacturing method
JP2002076040A (en) * 2000-08-30 2002-03-15 Hitachi Ltd Semiconductor device and manufacturing method thereof
JP3650970B2 (en) * 2001-08-21 2005-05-25 沖電気工業株式会社 Manufacturing method of semiconductor device
JP3650596B2 (en) 2001-09-03 2005-05-18 新光電気工業株式会社 Manufacturing method of semiconductor device
JP3972182B2 (en) * 2002-03-05 2007-09-05 セイコーエプソン株式会社 Manufacturing method of semiconductor device
JP2004063615A (en) * 2002-07-26 2004-02-26 Nitto Denko Corp Semiconductor device, manufacturing method thereof and adhesive sheet for manufacturing the same
JP4052915B2 (en) * 2002-09-26 2008-02-27 三洋電機株式会社 Circuit device manufacturing method
US7056766B2 (en) * 2003-12-09 2006-06-06 Freescale Semiconductor, Inc. Method of forming land grid array packaged device

Patent Citations (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5668405A (en) * 1994-09-14 1997-09-16 Nec Corporation Semiconductor device with a film carrier tape
US5677566A (en) * 1995-05-08 1997-10-14 Micron Technology, Inc. Semiconductor chip package
US6072239A (en) * 1995-11-08 2000-06-06 Fujitsu Limited Device having resin package with projections
US5869905A (en) * 1996-01-15 1999-02-09 Kabushiki Kaisha Toshiba Molded packaging for semiconductor device and method of manufacturing the same
US6979596B2 (en) * 1996-03-19 2005-12-27 Micron Technology, Inc. Method of fabricating a tape having apertures under a lead frame for conventional IC packages
US6133070A (en) * 1996-05-27 2000-10-17 Dai Nippon Printing Co., Ltd. Circuit member for semiconductor device, semiconductor device using the same, and method for manufacturing them
US5894108A (en) * 1997-02-11 1999-04-13 National Semiconductor Corporation Plastic package with exposed die
US20050035357A1 (en) * 1997-02-18 2005-02-17 Tessera, Inc. Semiconductor package having light sensitive chips
US20020014686A1 (en) * 1998-01-28 2002-02-07 Hitachi, Ltd. And Hitachi Ulsi Systems Co., Ltd. Semiconductor device and a method of manufacturing the same and an electronic device
US20030132533A1 (en) * 1998-02-25 2003-07-17 Fujitsu Limited Semiconductor device, method of manufacturing semiconductor device and a method of manufacturing lead frame
US6738263B2 (en) * 1998-05-04 2004-05-18 Micron Technology, Inc. Stackable ball grid array package
US6949821B2 (en) * 1998-11-12 2005-09-27 Micron Technology, Inc. Semiconductor package
US6939739B2 (en) * 1999-02-19 2005-09-06 Micron Technology, Inc. Integrated circuit packages, ball-grid array integrated circuit packages and methods of packaging an integrated circuit
US6518647B1 (en) * 1999-03-15 2003-02-11 Texas Instruments Incorporated Plated aluminum leadframes for semiconductor devices, including two nickel layers, and method of fabrication
US6373140B1 (en) * 1999-08-25 2002-04-16 Fujitsu Limited Semiconductor device
US6900528B2 (en) * 2001-06-21 2005-05-31 Micron Technology, Inc. Stacked mass storage flash memory package
US20030062631A1 (en) * 2001-09-28 2003-04-03 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of fabricating the same
US6867500B2 (en) * 2002-04-08 2005-03-15 Micron Technology, Inc. Multi-chip module and methods
US6987325B2 (en) * 2002-04-08 2006-01-17 Micron Technology, Inc. Bond pad rerouting element and stacked semiconductor device assemblies including the rerouting element
US20050176171A1 (en) * 2002-04-10 2005-08-11 Yoshinori Miyaki Semiconductor device and its manufacturing method
US20050023660A1 (en) * 2002-05-21 2005-02-03 Hitachi, Ltd. Semiconductor device and its manufacturing method
US20050253240A1 (en) * 2002-06-12 2005-11-17 Wolfgang Nuechter Micromechanical component and corresponsing production method
US20040017000A1 (en) * 2002-07-26 2004-01-29 Stmicroelectronics, Inc. Integrated circuit package with exposed die surfaces and auxiliary attachment
US6700190B2 (en) * 2002-07-26 2004-03-02 Stmicroelectronics, Inc. Integrated circuit device with exposed upper and lower die surfaces
US6924550B2 (en) * 2002-08-21 2005-08-02 Micron Technology, Inc. Packaged microelectronic devices and methods for assembling microelectronic devices
US20050214980A1 (en) * 2004-03-24 2005-09-29 Shiu Hei M Land grid array packaged device and method of forming same
US20050218300A1 (en) * 2004-04-02 2005-10-06 Quinones Maria Clemens Y Surface mount multi-channel optocoupler
US20070194424A1 (en) * 2006-02-17 2007-08-23 Stats Chippac Ltd. Integrated circuit package system with die on base package
US20070249100A1 (en) * 2006-03-20 2007-10-25 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same
US20080136001A1 (en) * 2006-03-20 2008-06-12 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070249100A1 (en) * 2006-03-20 2007-10-25 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same
US20080136001A1 (en) * 2006-03-20 2008-06-12 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same
US7504285B2 (en) 2006-03-20 2009-03-17 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same
US9673121B2 (en) 2006-03-20 2017-06-06 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same
EP3093877A3 (en) * 2015-05-14 2017-02-22 MediaTek, Inc Semiconductor package and fabrication method thereof
US9842831B2 (en) 2015-05-14 2017-12-12 Mediatek Inc. Semiconductor package and fabrication method thereof
US10340259B2 (en) 2015-05-14 2019-07-02 Mediatek Inc. Method for fabricating a semiconductor package
US10685943B2 (en) 2015-05-14 2020-06-16 Mediatek Inc. Semiconductor chip package with resilient conductive paste post and fabrication method thereof

Also Published As

Publication number Publication date
US7504285B2 (en) 2009-03-17
EP2005469A2 (en) 2008-12-24
KR20090004975A (en) 2009-01-12
US20070249100A1 (en) 2007-10-25
EP2005469B1 (en) 2019-08-14
WO2007109486A3 (en) 2008-02-28
US20170271228A1 (en) 2017-09-21
WO2007109486A2 (en) 2007-09-27
JP2009530870A (en) 2009-08-27
JP5263546B2 (en) 2013-08-14
US20080136001A1 (en) 2008-06-12
US9673121B2 (en) 2017-06-06
KR101032546B1 (en) 2011-05-06

Similar Documents

Publication Publication Date Title
US20170271228A1 (en) Carrierless chip package for integrated circuit devices, and methods of making same
KR102055337B1 (en) Integrated device, including embedded package on package (PoP) devices
US8378477B2 (en) Integrated circuit packaging system with film encapsulation and method of manufacture thereof
US20140291821A1 (en) Semiconductor package having grounding member and method of manufacturing the same
US11676906B2 (en) Chip package and manufacturing method thereof
US20120193779A1 (en) Semiconductor device and method of fabricating the same
US20110316117A1 (en) Die package and a method for manufacturing the die package
US9355939B2 (en) Integrated circuit package stacking system with shielding and method of manufacture thereof
US10825782B2 (en) Semiconductor packages and associated methods with solder mask opening(s) for in-package ground and conformal coating contact
US20100248427A1 (en) Method of handling a thin wafer
WO2015171636A1 (en) SUBSTRATE BLOCK FOR PoP PACKAGE
US20210035917A1 (en) Semiconductor packages and associated methods with antennas and emi isolation shields
US8476775B2 (en) Integrated circuit packaging system with embedded interconnect and method of manufacture thereof
US8217508B2 (en) Method of packaging integrated circuit devices using preformed carrier
JP2008211125A (en) Semiconductor device and its manufacturing method
US20160031707A1 (en) Microelectronic devices and methods for manufacturing microelectronic devices
US20190279938A1 (en) Semiconductor package having wafer-level active die and external die mount
US9177897B1 (en) Integrated circuit packaging system with trace protection layer and method of manufacture thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC, IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CORISIS, DAVID J.;KUAN, LEE CHOON;HUI, CHONG CHIN;REEL/FRAME:017670/0007

Effective date: 20060313

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CORISIS, DAVID J.;KUAN, LEE CHOON;HUI, CHONG CHI;REEL/FRAME:018031/0822

Effective date: 20060313

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001

Effective date: 20180629

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001

Effective date: 20190731

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731

Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731