US20070205017A1 - Circuit device and method of manufacturing the same - Google Patents
Circuit device and method of manufacturing the same Download PDFInfo
- Publication number
- US20070205017A1 US20070205017A1 US11/307,283 US30728306A US2007205017A1 US 20070205017 A1 US20070205017 A1 US 20070205017A1 US 30728306 A US30728306 A US 30728306A US 2007205017 A1 US2007205017 A1 US 2007205017A1
- Authority
- US
- United States
- Prior art keywords
- solder
- pad
- plated film
- circuit device
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/244—Finish plating of conductors, especially of copper conductors, e.g. for pads or lands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0391—Using different types of conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10969—Metallic case or integral heatsink of component electrically connected to a pad on PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
- H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3463—Solder compositions in relation to features of the printed circuit board or the mounting process
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
Definitions
- the present invention relates to a circuit device and a method of manufacturing the same, and more particularly relates to a circuit device in which large circuit elements are connected with solder and a method of manufacturing the same.
- a solder 109 A is formed on a surface of the conductive pattern 108 formed on the surface of the substrate 106 .
- the substrate 106 is, for example, a metal substrate made of metal such as aluminum.
- the conductive pattern 108 and the substrate 106 are insulated from each other by an insulating layer 107 .
- the conductive pattern 108 forms pads 108 A, 108 B and 108 C.
- a heat sink is fixed to an upper part of the pad 108 A in a subsequent step.
- a small signal transistor is fixed to the pad 108 B in a subsequent step.
- a lead is fixed to the pad 108 C in a subsequent step.
- the solder 109 A is formed on each of surfaces of the pad 108 A, which is a relatively large pad, and the pad 108 C.
- a small signal transistor 104 C and a chip component 104 B are fixed by use of a solder 109 B.
- heating is performed until the solder 109 B, which connects the transistor 104 C and the like, is melted. Therefore, the solder 109 A formed on each of the pads 108 A and 108 C in the preceding step is also melted.
- the small signal transistor 104 C and a predetermined conductive pattern 108 are connected to each other by use of a thin wire 105 B.
- the solder 109 A previously formed on each of the pads 108 A and 108 C is melted to fix a heat sink 111 and a lead 101 .
- the heat sink 111 having a power transistor 104 A mounted thereon is fixed onto the pad 108 A with the previously formed solder 109 A interposed therebetween.
- a desired conductive pattern 108 and the transistor 104 A are connected to each other by use of a thick wire 105 A.
- a sealing resin 102 is formed so as to cover the circuit elements and the conductive pattern 108 which are formed on the surface of the substrate 106 .
- a hybrid integrated circuit device 100 is manufactured.
- FIGS. 12A to 13 B in a step of fixing the chip component 104 B and the like by heating and melting the solder 109 B, there is a problem of sink in the solder 109 A.
- FIG. 12A is a plan view of the substrate 106 in which sink occurs.
- FIG. 12B is a cross-sectional view of FIG. 12A .
- FIG. 12C is an enlarged cross-sectional view of a portion where the sink occurs.
- FIGS. 13A and 13B are views showing in detail the boundary between the solder I 09 A and the pad 108 A.
- “sink” means a phenomenon that the solder 109 A formed on the entire surface of the pad 108 A is accumulated on one side or the other.
- the pad 108 A on which the heat sink 111 is fixed is formed to have a large rectangular shape with a length of 9 mm or more on a side, for example. Therefore, compared with other portions, a large amount of solder is attached to the upper part of the pad 108 A. Accordingly, a large surface tension acts on the melted solder 109 A. Thus, sink of the solder occurs.
- the sink of the solder 109 A frequently occurs in the step of fixing the chip component 104 B by use of the solder 109 B.
- solder paste applied to the small pad 108 B is heated and melted to fix the chip component 104 B and the like.
- the solder 109 A previously formed on the surface of the relatively large pad 108 A is also remelted. Since the remelted solder 109 A includes no flux unlike the solder paste, a large surface tension acts thereon. Therefore, sink occurs in the remelted solder 109 A.
- an alloy layer 110 between the pad 108 A and the solder 109 A is one of the causes of the occurrence of the sink.
- an intermetallic compound is formed, which is made of copper that is a material of the pad 108 A and tin that is a material of the solder.
- a layer made of the intermetallic compound is indicated by the alloy layer 110 .
- a thickness of the alloy layer 110 is about several ⁇ m, and an intermetallic compound having a composition of Cu 6 Sn 5 or Cu 3 Sn is formed.
- This alloy layer 110 has poor solder wettability compared with copper that is the material of the pad 108 A. Accordingly, formation of the alloy layer 110 having the poor solder wettability causes the sink of the solder.
- the alloy layer made of copper and tin is called a Cu/Sn alloy layer.
- activation of an interface between the alloy layer 110 and the solder 109 A by melting of the alloy made of copper and tin into the solder 109 A is also one of the causes of the occurrence of the sink described above.
- FIG. 13A is a cross-sectional view of the substrate 106 in which the above-described sink occurs.
- FIG. 13B is a SEM (scanning electron microscopy) image of a cross section of the boundary between the pad 108 A and the solder 109 A.
- the alloy layer 110 made of copper and tin is generated on the boundary between the pad 108 A and the solder 109 A.
- the solder 109 A is melted more than once, formation of the alloy layer 110 which is as thick as about 5 ⁇ m or more, for example, induces sink.
- the intermetallic compound made of copper and tin is formed at a high rate.
- activation of the boundary between the solder 109 A and the pad 108 A is also the cause of occurrence of the sink.
- the intermetallic compound is formed not only in the boundary therebetween but also in the solder 109 A, for example.
- a number of hemispherical protrusions are formed on the entire upper surface of the alloy layer 110 .
- the alloy layer 110 has a relatively smooth surface. The formation of the protrusions reduces an interface resistance on the upper surface of the alloy layer 110 and leads to a situation where the solder 109 A is likely to slip on the surface. Thus, occurrence of the sink described above is promoted.
- lead-free solder has recently been used. If the lead-free solder is used as the solder 109 A, the problem of the sink described above occurs more prominently. This is because the lead-free solder contains more tin than lead eutectic solder does. To be more specific, a proportion of tin contained in a general lead eutectic solder is about 60 wt %. On the other hand, a proportion of tin contained in the lead-free solder is about 90 wt %, which is relatively large. Furthermore, when the lead-free solder is melted, a temperature is higher than that on the occasion when the lead eutectic solder is melted. This is also the cause of formation of the thick alloy layer 110 .
- the temperature when the lead eutectic solder is melted, the temperature is about 200° C. Meanwhile, when a lead-free solder having a composition of Sn-3.0Ag-0.5Cu, for example, is melted, the temperature is about 240° C. As described above, the higher the melting temperature is, the more the chemical reaction is accelerated. Thus, the alloy layer 110 having poor wettability is formed to be thicker.
- the present invention has been made in consideration for the foregoing problems.
- the present invention provides a circuit device which suppresses occurrence of sink of solder and improves connection reliability of a solder connection part and the present invention provides a manufacturing method thereof.
- a circuit device of the present invention includes: a substrate on which a conductive pattern including a pad is formed; and a circuit element fixed to the pad with solder interposed therebetween.
- the solder is attached to a plated film formed on a surface of the pad.
- a method of manufacturing a circuit device of the present invention includes: forming a conductive pattern on a surface of a substrate, the conductive pattern including a pad covered with a plated film; applying solder paste to a surface of the plated film; and heating and melting the solder paste to fix a circuit element to the pad by use of solder which comes into contact with the plated film.
- a method of manufacturing a circuit device of the present invention includes: forming a conductive pattern on a surface of a substrate, the conductive pattern including a first pad covered with a plated film and a second pad smaller than the first pad; applying solder paste to the plated film formed on the first pad and heating and melting the solder paste to form solder on a surface of the plated film; fixing a circuit element to the second pad; and fixing a circuit element to the first pad by remelting the solder formed on the plated film which covers the first pad.
- FIG. 1A is a perspective view and FIGS. 1B and 1C are cross-sectional views which show a circuit device of a first embodiment of the present invention.
- FIG. 2 is a cross-sectional view showing a circuit device of an embodiment of the present invention.
- FIG. 3A is a plan view and FIG. 3B is a cross-sectional view which show a method of manufacturing a circuit device of a second embodiment of the present invention.
- FIG. 4A is a cross-sectional view
- FIG. 4B is a cross-sectional view
- FIG. 4C is a plan view
- FIG. 4D is a cross-sectional view which show the method of manufacturing a circuit device of the second embodiment of the present invention.
- FIGS. 5A and 5B are cross-sectional views and FIG. 5C is a plan view which show the method of manufacturing a circuit device of the second embodiment of the present invention.
- FIG. 6A is a cross-sectional view of a substrate and FIG. 6B is a SEM image which show the method of manufacturing a circuit device of the second embodiment of the present invention.
- FIGS. 7A and 7B are cross-sectional views showing the method of manufacturing a circuit device of the second embodiment of the present invention.
- FIGS. 8A and 8B are cross-sectional views showing the method of manufacturing a circuit device of the second embodiment of the present invention.
- FIGS. 9A to 9 D are cross-sectional views showing the method of manufacturing a circuit device of a third embodiment of the present invention.
- FIGS. 10A to 10 C are cross-sectional views showing a conventional method of manufacturing a circuit device.
- FIGS. 11A and 11B are cross-sectional views showing the conventional method of manufacturing a circuit device.
- FIG. 12A is a plan view
- FIG. 12B is a cross-sectional view
- FIG. 12C is an enlarged cross-sectional view which show the conventional method of manufacturing a circuit device.
- FIG. 13A is a cross-sectional view of a substrate and FIG. 13B is a SEM image which show the conventional method of manufacturing a circuit device.
- FIG. 1A is a perspective view of the hybrid integrated circuit device 10
- FIG. 1B is a cross-sectional view thereof
- FIG. 1C is a cross-sectional view showing a heat sink 14 D fixed to a pad 18 A.
- a conductive pattern 18 is formed on a surface of a substrate 16 , and a circuit element such as a transistor is fixed to the conductive pattern 18 with a solder 19 interposed therebetween. Moreover, at least the surface of the substrate 16 is covered with a sealing resin 12 .
- a metal substrate mainly made of aluminum, copper or the like, a substrate made of a resin material such as an epoxy resin, a substrate made of a flexible sheet, for example, a printed board, or the like is used.
- a ceramic substrate made of alumina and the like, a glass substrate and the like can also be adopted as the substrate 16 .
- a substrate made of aluminum is adopted as the substrate 16 , a surface of the substrate 16 is subjected to alumite treatment.
- An insulating layer 17 is formed so as to cover the entire surface of the substrate 16 .
- the insulating layer 17 is made of an epoxy resin or the like, which is filled with a large amount of fillers such as Al 2 O 3 .
- a specific thickness of the insulating layer 17 is, for example, about 50 ⁇ m.
- the conductive pattern 18 is formed of metal mainly made of copper and is formed on a surface of the insulating layer 17 so as to realize a predetermined electric circuit. Moreover, the conductive pattern 18 forms pads 18 A to 18 C. The respective pads will be described in detail later with reference to FIGS. 3A and 3B .
- a plated film 20 is formed so as to cover surfaces of the pads 18 A to 18 C formed of the conductive pattern 18 .
- a thickness of the plated film 20 is, for example, about 3 ⁇ m.
- nickel is preferable.
- solder is attached to a surface of the plated film 20 made of nickel, an intermetallic compound is generated, which is made of tin contained in the solder and of nickel.
- the intermetallic compound made of tin and nickel has solder wettability better than that of the above-described intermetallic compound made of tin and copper. Therefore, in the manufacturing steps, occurrence of sink due to generation of the intermetallic compound including tin contained in the solder is suppressed.
- the plated film 20 may be formed only on the large pad 18 A, which has a risk of occurrence of sink, or may be formed on all the pads. Furthermore, the plated film 20 is also formed on an upper surface of a bonding pad 18 E in order to facilitate formation of a thin metal wire.
- the plated film 20 is preferably formed by use of an electroplating method.
- an electroplating method there are the electroplating method and an electroless plating method.
- the plated film 20 can be formed by use of either method.
- phosphorus (P) used as a catalyst is mixed into the plated film 20 .
- phosphorus is also mixed into an alloy layer 13 formed on an interface between the plated film 20 and the solder 19 .
- the alloy layer 13 containing phosphorus its mechanical strength is lowered.
- the electroplating method since no phosphorus is used, no phosphorus is mixed into the plated film 20 to be formed.
- the plated film 20 having excellent mechanical strength can be formed.
- Circuit elements such as a power transistor 14 A, a chip component 14 B and a small signal transistor 14 C are fixed to the predetermined conductive patterns 18 with the solder 19 interposed therebetween.
- the power transistor 14 A is fixed to the pad 18 A with the heat sink 14 D interposed therebetween.
- the chip component 14 B has electrodes on its both ends, which are fixed to the conductive pattern 18 by use of the solder 19 .
- the small signal transistor 14 C is fixed to the pas 18 B with the solder 19 interposed therebetween.
- the power transistor 14 A is, for example, a transistor through which a current of 1 A or more flows.
- the small signal transistor 14 C is a transistor through which a current of less than 1 A flows.
- an electrode on a surface of the power transistor 14 A is connected to the conductive pattern 18 through a thick wire 15 A that is a thin metal wire having a thickness of 100 ⁇ m or more.
- an electrode formed on a surface of the small signal transistor 14 C is connected to the conductive pattern 18 through a thin wire 15 B having a thickness of about 80 ⁇ m or less.
- circuit elements mounted on the substrate 16 semiconductor elements such as a transistor, an LSI chip and a diode can be adopted.
- chip components such as a chip resistor, a chip condenser, an inductance, a thermistor, an antenna and an oscillator can also be adopted as the circuit elements.
- a circuit device of a plastic molding type can also be included in the hybrid integrated circuit device 10 .
- a lead 11 is fixed to the pad 18 C provided in a peripheral part of the substrate 16 and has a function of performing input and output from and to the outside.
- a number of leads 11 are fixed to one side of the substrate 16 .
- the leads 11 can also be derived from four sides of the substrate 16 or can also be derived from two opposite sides thereof.
- the sealing resin 12 is formed by transfer molding using a thermosetting resin. As shown in FIG. 1B , the conductive pattern 18 and the circuit elements, which are formed on the surface of the substrate 16 , are covered with the sealing resin 12 . Here, sides and a rear surface of the substrate 16 are also covered with the sealing resin 12 . By covering the entire substrate 16 with the sealing resin 12 as described above, moisture resistance of the entire device can be improved. Moreover, in order to improve heat release properties of the substrate 16 , the rear surface of the substrate 16 may be exposed from the sealing resin 12 . Furthermore, instead of covering with the sealing resin 12 , sealing by use of a case material can also be performed.
- the alloy layer 13 is formed on the boundary between the plated film 20 formed on the upper surface of the pad 18 A and the solder 19 attached thereabove.
- the alloy layer 13 is a layer formed of the intermetallic compound made of tin that is a major component of the solder 19 and nickel that is a material of the plated film 20 (in the following description, the alloy layer made of nickel and tin is called a Ni/Sn layer).
- a thickness of the alloy layer 13 is, for example, about 0.1 ⁇ m to 5 ⁇ m.
- the alloy layer 13 of this embodiment, which is made of nickel and tin, has excellent solder wettability compared to alloy made of copper and tin. In this embodiment, sink of the solder in the middle of the manufacturing steps is suppressed by formation of the alloy layer 13 having excellent solder wettability as described above.
- a two-layer conductive pattern including a first wiring layer 22 and a second wiring layer 23 is formed on a surface of a substrate 16 .
- the surface of the substrate 16 is covered with a lower insulating layer 17 A, and the second wiring layer 23 is formed on a surface of the insulating layer 17 A.
- the second wiring layer 23 is covered with an upper insulating layer 17 B, and the first wiring layer 22 is formed on a surface of the insulating layer 17 B.
- the first and second wiring layers 22 and 23 are connected to each other in predetermined spots through the insulating layer 17 B.
- FIG. 2 shows a two-layer wiring structure, a multilayer wiring structure including three layers or more may be formed. By forming the multilayer wiring structure as described above, a more complex and multifunctional electric circuit can be included in the hybrid integrated circuit device 10 .
- an alloy layer 13 made of nickel and tin is formed on the boundary between the plated film 20 and the solder 19 .
- the alloy layer 13 has mechanical strength better than that of the intermetallic compound made of tin and copper. Therefore, even if, in use, the transistor 14 A and the like are operated to heat up the solder 19 and the alloy layer 13 grows, the connection part between the solder 19 and the plated film 20 is never easily destroyed.
- FIG. 3A is a plan view of the substrate 16 in this step
- FIG. 3B is a cross-sectional view thereof.
- the conductive pattern 18 As shown in FIGS. 3A and 3B , by patterning a conductive foil attached to the surface of the substrate 16 , the conductive pattern 18 having a predetermined pattern shape is formed.
- the conductive pattern 18 forms pads 18 A to 18 C.
- the pad 18 A is a pad to which a heat sink is fixed in a subsequent step, and is formed to be relatively large.
- the pad 18 A is formed in a rectangular shape having a size of 9 mm ⁇ 9 mm or more.
- the pad 18 B is a pad to which a small signal transistor or a chip component is fixed, and is formed to be smaller than the pad 18 A.
- the pad 18 B is formed in a rectangular shape having a size of about 2 mm ⁇ 2 mm.
- a plurality of the pads 18 C are formed at even intervals along an upper side of the substrate 16 on the page space.
- a lead 11 is fixed to each of the pads 18 C in a subsequent step.
- a wiring pattern 18 D extended so as to connect the respective pads is also formed.
- surfaces of the pads 18 A to 18 C are covered with a plated film 20 made of nickel.
- a surface of a bonding pad 18 E is also covered with a plated film made of nickel.
- bonding properties are improved.
- a solder 19 A is formed on upper surfaces of the pads 18 A and 18 C.
- solder paste 21 A is applied to the upper surfaces of the pads 18 A and 18 C.
- the solder paste 21 A is applied to a relatively large pad or a pad using more solder. Since the heat sink is fixed to the pad 18 A in the subsequent step, the pad 18 A is formed to have a rectangular shape with a length of 9 mm or more on a side as described above. Moreover, since a lead frame is fixed to the pad 18 C in the subsequent step, a large amount of the solder paste 21 A is applied thereto.
- the solder paste 21 A used in this step be a mixture of flux containing sulfur and solder powder.
- Sulfur is mixed in a proportion of 20 to 80 PPM into the flux.
- surface tension of the flux is reduced.
- wettability of the solder paste 21 A can be improved. If the amount of sulfur is 20 PPM or less, the effect of improving the wettability is not sufficient. Consequently, there is a risk of occurrence of sink.
- the amount of sulfur is 80 PPM or more, a nucleus of mixed sulfur remains in the solder. Thus, there is a risk that a local depression might be formed in the surface of the solder.
- solder paste 21 A As a method of manufacturing the solder paste 21 A, first, granular sulfur (S) is dissolved in a solvent. Next, after the solvent containing sulfur and flux are mixed, the flux and solder powder are mixed. A proportion of the flux contained in the solder paste 21 A is, for example, about 5 to 15 wt %.
- solder powder mixed in the solder paste 21 A both of solder containing lead and lead-free solder can be adopted.
- a specific composition of the solder powder for example, Sn63/Pb37, Sn/Ag3.5, Sn/Ag3.5/Cu0.5, Sn/Ag2.9/Cu0.5, Sn/Ag3.0/Cu0.5, Sn/Bi58, Sn/Cu0.7, Sn/Zn9, Sn/Zn8/Bi3 and the like are conceivable.
- the numbers described above indicate wt % relative to the entire solder.
- lead has a load significantly affecting on the environment, it is preferable to use the lead-free solder.
- the solder paste 21 A containing the lead-free solder tends to have poor solder wettability. However, the surface tension of the flux is reduced by action of the added sulfur. Thus, occurrence of sink is suppressed.
- the flux As the flux, rosin-based flux and water-soluble flux are both applicable.
- the water-soluble flux is preferable. This is because the water-soluble flux has strong soldering properties and is suitable for attaching the solder 19 A to the entire surface of the pad 18 A.
- the water-soluble flux is used, by melting of the solder paste 21 A, a highly corrosive flux residue is generated. Therefore, in this embodiment, after a reflow step is finished, the residue is cleaned and removed.
- the flux used in this embodiment is a RA type having a very strong active force.
- the flux of the RA type even if an oxide film is formed on the surface of the plated film 20 , the oxide film can be removed by the flux. Therefore, in this embodiment, it is not required to cover the surface of the plated film 20 with gold plating or the like in order to prevent formation of the oxide film.
- the flux is classified broadly into a R type (Rosin base), a RMA type (Mildly Activated Rosin base) and a RA type (Activated Rosin base) in the order from a weaker active force. In this embodiment, the flux of the RA type having the strongest active force is used.
- the melted solder 19 A is previously formed on the large pad 18 A. This is because, in this embodiment, mounting of the circuit elements is sequentially performed from a relatively small circuit element such as a small signal transistor. After the circuit element such as the small signal transistor is fixed, it is difficult to print the solder paste on the upper surface of the large pad 18 A. Thus, by preparing the solder 19 A melted on the pad 18 A, the problem described above can be avoided.
- FIGS. 4B and 4C next, the solder paste 21 A is melted by the reflow step of performing heating and melting, and the solder 19 A is formed on the upper surfaces of the pads 18 A and 18 C.
- FIG. 4B is a cross-sectional view of the substrate 16 after the solder 19 A is formed
- FIG. 4C is a plan view thereof.
- the heating and melting of the solder paste 21 A is performed by heating a rear surface of the substrate 16 by use of a heater block and performing infrared irradiation from above. If the solder paste 21 A contains tin-lead eutectic solder, a reflow temperature is about 220° C. Moreover, if the solder paste 21 A is the lead-free solder (for example, Sn/Ag3.5/Cu0.5), the reflow temperature is about 250° C.
- the solder 19 A can be formed by heating and melting the solder paste 21 A while suppressing sink of the solder. Therefore, as shown in FIG. 4C , the surfaces of the pads 18 A and 18 C are entirely covered with the solder 19 A. Particularly, in the large pad 18 A to which the heat sink is fixed, the sink tends to occur.
- the use of the solder paste 21 A of this embodiment, which contains sulfur, can eliminate the risk described above.
- FIG. 4D is an enlarged cross-sectional view of the pad 18 A on which the solder 19 A is formed.
- the solder 19 A is formed on the entire upper surface of the pad 18 A. Therefore, the upper surface of the solder 19 A is set to be a smoothly curved surface similar to a flat surface.
- a flux 24 is generated when the solder paste 21 A is melted. Then, the flux 24 is attached to the upper surface of the solder 19 A. Accordingly, the amount of the flux flowing out to the surrounding is limited. Thus, it is possible to prevent the surrounding pattern from being corroded by the highly corrosive flux.
- the flux used in this embodiment is the RA type having the strongest active force.
- the flux of the RA type having the strong active force also has a strong oxidizing power.
- the upper surface of the solder 19 A is set to be a smoothly curved surface, and the flux 24 is attached to the upper surface of the solder 19 A.
- the flux is prevented from leaking out to the surrounding.
- formation of the plated film 20 made of nickel on the surface of the pad 18 A also contributes to prevention of occurrence of the sink.
- the plated film 20 is formed on the surface of the pad 18 A made of copper, and the solder 19 A is formed on the surface of the plated film 20 .
- the solder 19 A and the pad 18 A can be prevented from coming into direct contact with each other. Therefore, an intermetallic compound made of tin that is a major component of the solder and copper that is a material of the pad is never generated.
- an intermetallic compound made of tin that is a major component of the solder and nickel that is a material of the plated film 20 is generated.
- a Ni/Sn alloy layer 13 is formed on an interface between the plated film 20 and the solder 19 A.
- the Ni/Sn alloy layer 13 has solder wettability better than that of a Cu/Sn alloy layer. Therefore, in this embodiment, occurrence of sink caused by poor solder wettability of the intermetallic compound is suppressed.
- a small signal transistor and the like are fixed to the substrate 16 .
- solder paste 21 B is applied to the upper surface of the pad 18 B by screen printing. Thereafter, a chip component 14 B and a transistor 14 C are temporarily mounted on the solder paste 21 B.
- the solder paste 21 B used in this step is preferably one containing rosin-based flux. By using the rosin-based flux which is less corrosive than water-soluble flux, it is possible to prevent corrosion of the conductive pattern 18 positioned around the pad 18 B.
- the solder paste containing sulfur which is used in the preceding step, may be used or solder paste containing no sulfur may be used.
- the pad 18 B is a small pad to which the small signal transistor 14 C, the chip component 14 B or the like is fixed. Therefore, compared with the large pad 18 A, there is less risk that sink of the solder occurs.
- solder paste 21 B on which the chip component 14 B and the like are mounted As shown in FIG. 5B , next, by heating and melting the solder paste 21 B on which the chip component 14 B and the like are mounted, the circuit elements described above are fixed. A reflow temperature in this step is the same as that in the preceding step where the solder 19 A is melted. Therefore, by melting the solder paste 21 B to form solder 19 B, the solder 19 A formed on the pad 18 A is also remelted.
- the plated film 20 made of nickel is formed on the surface of the pad 18 A so that the solder 19 A does not come into direct contact with the pad 18 A.
- occurrence of the sink is suppressed.
- the plated film 20 tin contained in the solder and copper that is the material of the pad do not come into direct contact with each other.
- the Cu/Sn alloy layer formed of the intermetallic compound made of tin and copper is never formed.
- the Ni/Sn alloy layer formed on the surface of the plated film has soldering properties better than those of the Cu/Sn alloy layer. Thus, in this step, sink of the solder 19 A is suppressed.
- the small signal transistor 14 C is electrically connected to the conductive pattern 18 through a thin wire 15 B. Moreover, the small signal transistor 14 C may be fixed by use of conductive paste such as Ag paste.
- FIG. 5C shows a plan view of the substrate 16 after this step is finished.
- the solder 19 A formed on the surface of the pad 18 A no sink occurs. Specifically, the entire surface of the pad 18 A is covered with the solder 19 A.
- FIG. 6A is a cross-sectional view of the substrate 16 after the step described above is finished
- FIG. 6B shows a SEM image of the boundary between the solder 19 A and the plated film 20 .
- an alloy layer 13 having a thickness of about 2 ⁇ m is generated on the boundary between the solder 19 A and the plated film 20 .
- the alloy layer 13 is made of tin contained in the solder 19 A and nickel that is the material of the plated film 20 .
- a rate at which the alloy layer 13 of this embodiment is generated is much slower than that of the alloy layer containing copper, which has been described in the background.
- nickel becomes a barrier film of Cu formed therebelow and can suppress deposition of Cu on a surface of Ni.
- a reaction of Cu and Sn is suppressed as much as possible, and occurrence of sink is suppressed.
- a surface of the alloy layer 13 is set to be a rough surface compared with that described in the background.
- the surface of the alloy layer 13 is an environment where it is difficult for the liquefied solder 19 A to move. This also contributes to prevention of the sink.
- a heat sink 14 D is mounted on the pad 18 A.
- the heat sink 14 D having the power transistor 14 A fixed thereon is mounted on the solder 19 A formed on the pad 18 A. Thereafter, by using a hot plate to heat the substrate 16 , the solder 19 A formed on the pad 18 A is remelted. Thus, the heat sink 14 D is fixed to the pad 18 A.
- the solder instead of the method using the hot plate, the solder may be melted in a reflow step using a reflow furnace.
- an emitter electrode and a base electrode of the power transistor 14 A are connected to the predetermined conductive pattern 18 by use of a thick wire 15 A having a diameter of about 300 ⁇ m.
- the heat sink 14 D is fixed. This is because it is difficult to dispose the transistor 14 C and form the thin wire 15 B in the vicinity of the heat sink 14 D after the heat sink 14 D is fixed.
- the heat sink 14 D that is a large circuit element after a small circuit element is fixed, the small circuit element can be disposed near the heat sink 14 D.
- the lead 11 is fixed and a sealing resin 12 is formed.
- the lead 11 is mounted on the pad 18 C. Thereafter, the solder 19 A is melted to fix the lead. To be more specific, the solder 19 A is melted by irradiation of a light beam while heating the substrate 16 by use of a hot plate. Thus, the lead 11 is fixed.
- the sealing resin 12 is formed by transfer molding so as to cover the circuit elements fixed to the surface of the substrate 16 .
- the sealing resin 12 is formed so as to also cover the sides and rear surface of the substrate 16 .
- the sealing resin 12 can also be formed while exposing the rear surface of the substrate 16 to the outside.
- the surface of the substrate 16 can also be sealed by use of a case material.
- solder paste is collectively melted to fix circuit elements.
- a substrate 16 on which a conductive pattern 18 is formed is prepared, and solder paste 21 is applied to desired pads.
- the conductive pattern 18 forms pads 18 A and 18 B.
- the pad 18 A is a pad to which a heat sink is fixed, and is formed to be as large as about 9 mm ⁇ 9 mm or more, for example.
- the pad 18 B is a pad to which a chip component such as a chip resistor or a small signal transistor is fixed, and is formed to be smaller than the pad 18 A.
- a plated film 20 made of nickel is formed on a surface of the large pad 18 A in which sink is likely to occur. Therefore, even if the solder paste 21 is melted, a Cu/Sn alloy layer having poor soldering properties is not formed. In this embodiment, a Ni/Sn alloy layer having soldering properties better than those of the Cu/Sn alloy layer is formed on a surface of the plated film 20 .
- solder paste 21 used in this step flux having sulfur mixed therein can be used as in the case of the second embodiment.
- Sulfur is mixed in a proportion of 20 to 80 PPM into the flux.
- surface tension of the melted solder paste 21 is reduced.
- a circuit element such as a heat sink 14 D is temporarily attached to the solder paste 21 .
- the heat sink 14 D having a power transistor 14 A mounted thereon is temporarily attached to the pad 18 A by use of a chip mounter.
- a chip component 14 B and a small signal transistor 14 C are temporarily attached to the small pad 18 B.
- heating and melting are performed to melt the solder paste.
- the circuit elements are fixed by use of a solder 19 . In this step, by using the solder paste containing sulfur, sink of the solder is suppressed.
- the elements fixed by use of the solder are collectively reflowed.
- the manufacturing steps can be shortened.
- a small signal transistor may be fixed by use of conductive paste such as Ag paste.
- the upper surfaces of the pad 18 A and the like are covered with the plated film 20 . Therefore, when the solder paste 21 applied to the pad 18 A is melted, the Ni/Sn alloy layer having excellent soldering properties is formed on the surface of the plated film 20 . Thus, the sink of the solder 19 is suppressed.
- the desired conductive pattern 18 and the circuit elements are connected to each other through thin metal wires.
- electrodes of the small signal transistor 14 C are connected to the desired conductive pattern 18 by use of thin wires 15 B made of aluminum wires having a diameter of about 80 ⁇ m.
- an electrode of the power transistor 14 A is connected to the desired conductive pattern 18 by use of a thick wire 15 A made of an aluminum wire having a diameter of about 300 ⁇ m.
- a lead 11 is fixed to a pad 18 C provided in a peripheral part of the substrate 16 .
- a sealing resin 12 is formed so as to cover at least the surface of the substrate 16 .
- the circuit elements fixed by use of the solder paste are collectively reflowed.
- the circuit device of the embodiments of the present invention and the manufacturing method thereof it is possible to suppress occurrence of sink in the solder attached to the surface of the pad by forming the plated film on the surface of the pad on which the circuit element is mounted.
- the solder is attached to the surface of the plated film formed so as to cover the pad, and the circuit element such as a heat sink is fixed by use of the solder. Therefore, since the solder does not come into direct contact with the pad, an ally layer formed of an intermetallic compound made of tin contained in the solder and copper that is a material of the pad is not formed. Since the intermetallic compound made of copper and tin has poor soldering properties, solder wettability for the pad can be improved by preventing generation of the intermetallic compound.
Abstract
Description
- Priority is claimed to Japanese Patent Application Numbers JP2005-023328, filed on Jan. 31, 2005, and JP2005-346916, filed on Nov. 30, 2005, the disclosures of which are incorporated herein by reference in its entireties.
- 1. Field of the Invention
- The present invention relates to a circuit device and a method of manufacturing the same, and more particularly relates to a circuit device in which large circuit elements are connected with solder and a method of manufacturing the same.
- 2. Description of the Related Art
- With reference to
FIGS. 10A to 11B, a method of manufacturing a conventional circuit device will be explained. Here, description will be given of a method of manufacturing a hybrid integrated circuit device in which aconductive pattern 108 and circuit elements are formed on a surface of asubstrate 106. This technology is described for instance in Japanese Patent Application Publication No. 2002-134682. - As shown in
FIG. 10A , first, asolder 109A is formed on a surface of theconductive pattern 108 formed on the surface of thesubstrate 106. Thesubstrate 106 is, for example, a metal substrate made of metal such as aluminum. Theconductive pattern 108 and thesubstrate 106 are insulated from each other by aninsulating layer 107. Theconductive pattern 108forms pads pad 108A in a subsequent step. A small signal transistor is fixed to thepad 108B in a subsequent step. A lead is fixed to thepad 108C in a subsequent step. Here, thesolder 109A is formed on each of surfaces of thepad 108A, which is a relatively large pad, and thepad 108C. - As shown in
FIG. 10B , next, asmall signal transistor 104C and achip component 104B are fixed by use of asolder 109B. In this step, heating is performed until thesolder 109B, which connects thetransistor 104C and the like, is melted. Therefore, thesolder 109A formed on each of thepads - As shown in
FIG. 10C , next, thesmall signal transistor 104C and a predeterminedconductive pattern 108 are connected to each other by use of athin wire 105B. - As shown in
FIG. 11A , next, thesolder 109A previously formed on each of thepads heat sink 111 and alead 101. Here, theheat sink 111 having apower transistor 104A mounted thereon is fixed onto thepad 108A with the previously formedsolder 109A interposed therebetween. Furthermore, a desiredconductive pattern 108 and thetransistor 104A are connected to each other by use of athick wire 105A. - As shown in
FIG. 11B , asealing resin 102 is formed so as to cover the circuit elements and theconductive pattern 108 which are formed on the surface of thesubstrate 106. By the above steps, a hybrid integratedcircuit device 100 is manufactured. - However, as shown in
FIGS. 12A to 13B, in a step of fixing thechip component 104B and the like by heating and melting thesolder 109B, there is a problem of sink in thesolder 109A.FIG. 12A is a plan view of thesubstrate 106 in which sink occurs.FIG. 12B is a cross-sectional view ofFIG. 12A .FIG. 12C is an enlarged cross-sectional view of a portion where the sink occurs. Moreover,FIGS. 13A and 13B are views showing in detail the boundary between the solder I 09A and thepad 108A. - As shown in
FIGS. 12A and 12B , “sink” means a phenomenon that thesolder 109A formed on the entire surface of thepad 108A is accumulated on one side or the other. Particularly, thepad 108A on which theheat sink 111 is fixed is formed to have a large rectangular shape with a length of 9 mm or more on a side, for example. Therefore, compared with other portions, a large amount of solder is attached to the upper part of thepad 108A. Accordingly, a large surface tension acts on the meltedsolder 109A. Thus, sink of the solder occurs. - Particularly, the sink of the
solder 109A frequently occurs in the step of fixing thechip component 104B by use of thesolder 109B. Specifically, in this step, solder paste applied to thesmall pad 108B is heated and melted to fix thechip component 104B and the like. By the heating and melting in this step, thesolder 109A previously formed on the surface of the relativelylarge pad 108A is also remelted. Since the remeltedsolder 109A includes no flux unlike the solder paste, a large surface tension acts thereon. Therefore, sink occurs in the remeltedsolder 109A. - As shown in
FIG. 12C , generation of analloy layer 110 between thepad 108A and thesolder 109A is one of the causes of the occurrence of the sink. When the solder paste is attached to the upper part of thepad 108A and heated and melted, an intermetallic compound is formed, which is made of copper that is a material of thepad 108A and tin that is a material of the solder. InFIG. 12C , a layer made of the intermetallic compound is indicated by thealloy layer 110. To be more specific, a thickness of thealloy layer 110 is about several μm, and an intermetallic compound having a composition of Cu6Sn5 or Cu3Sn is formed. Thisalloy layer 110 has poor solder wettability compared with copper that is the material of thepad 108A. Accordingly, formation of thealloy layer 110 having the poor solder wettability causes the sink of the solder. In the below description, the alloy layer made of copper and tin is called a Cu/Sn alloy layer. - Furthermore, activation of an interface between the
alloy layer 110 and thesolder 109A by melting of the alloy made of copper and tin into thesolder 109A is also one of the causes of the occurrence of the sink described above. -
FIG. 13A is a cross-sectional view of thesubstrate 106 in which the above-described sink occurs.FIG. 13B is a SEM (scanning electron microscopy) image of a cross section of the boundary between thepad 108A and thesolder 109A. - As shown in
FIG. 13B , on the boundary between thepad 108A and thesolder 109A, thealloy layer 110 made of copper and tin is generated. As described above, since thesolder 109A is melted more than once, formation of thealloy layer 110 which is as thick as about 5 μm or more, for example, induces sink. Moreover, the intermetallic compound made of copper and tin is formed at a high rate. Thus, activation of the boundary between thesolder 109A and thepad 108A is also the cause of occurrence of the sink. Furthermore, the intermetallic compound is formed not only in the boundary therebetween but also in thesolder 109A, for example. - Furthermore, although not clearly shown in the SEM image, a number of hemispherical protrusions, each of which has a size of about 5 to 10 μm, for example, and is made of the intermetallic compound, are formed on the entire upper surface of the
alloy layer 110. Thealloy layer 110 has a relatively smooth surface. The formation of the protrusions reduces an interface resistance on the upper surface of thealloy layer 110 and leads to a situation where thesolder 109A is likely to slip on the surface. Thus, occurrence of the sink described above is promoted. - Meanwhile, in consideration of the environments, lead-free solder has recently been used. If the lead-free solder is used as the
solder 109A, the problem of the sink described above occurs more prominently. This is because the lead-free solder contains more tin than lead eutectic solder does. To be more specific, a proportion of tin contained in a general lead eutectic solder is about 60 wt %. On the other hand, a proportion of tin contained in the lead-free solder is about 90 wt %, which is relatively large. Furthermore, when the lead-free solder is melted, a temperature is higher than that on the occasion when the lead eutectic solder is melted. This is also the cause of formation of thethick alloy layer 110. To be more specific, when the lead eutectic solder is melted, the temperature is about 200° C. Meanwhile, when a lead-free solder having a composition of Sn-3.0Ag-0.5Cu, for example, is melted, the temperature is about 240° C. As described above, the higher the melting temperature is, the more the chemical reaction is accelerated. Thus, thealloy layer 110 having poor wettability is formed to be thicker. - When the sink of the
solder 109A occurs, thepad 108A and the circuit element are not connected to each other in the portion where the sink occurs. Therefore, thermal resistance in the portion where the sink occurs is increased. Furthermore, strength of a solder connection part is lowered by the occurrence of the sink. Thus, connection reliability of the solder connection part with respect to a change in temperature is lowered. - The present invention has been made in consideration for the foregoing problems. The present invention provides a circuit device which suppresses occurrence of sink of solder and improves connection reliability of a solder connection part and the present invention provides a manufacturing method thereof.
- A circuit device of the present invention includes: a substrate on which a conductive pattern including a pad is formed; and a circuit element fixed to the pad with solder interposed therebetween. The solder is attached to a plated film formed on a surface of the pad.
- A method of manufacturing a circuit device of the present invention includes: forming a conductive pattern on a surface of a substrate, the conductive pattern including a pad covered with a plated film; applying solder paste to a surface of the plated film; and heating and melting the solder paste to fix a circuit element to the pad by use of solder which comes into contact with the plated film.
- Furthermore, a method of manufacturing a circuit device of the present invention includes: forming a conductive pattern on a surface of a substrate, the conductive pattern including a first pad covered with a plated film and a second pad smaller than the first pad; applying solder paste to the plated film formed on the first pad and heating and melting the solder paste to form solder on a surface of the plated film; fixing a circuit element to the second pad; and fixing a circuit element to the first pad by remelting the solder formed on the plated film which covers the first pad.
-
FIG. 1A is a perspective view andFIGS. 1B and 1C are cross-sectional views which show a circuit device of a first embodiment of the present invention. -
FIG. 2 is a cross-sectional view showing a circuit device of an embodiment of the present invention. -
FIG. 3A is a plan view andFIG. 3B is a cross-sectional view which show a method of manufacturing a circuit device of a second embodiment of the present invention. -
FIG. 4A is a cross-sectional view,FIG. 4B is a cross-sectional view,FIG. 4C is a plan view andFIG. 4D is a cross-sectional view which show the method of manufacturing a circuit device of the second embodiment of the present invention. -
FIGS. 5A and 5B are cross-sectional views andFIG. 5C is a plan view which show the method of manufacturing a circuit device of the second embodiment of the present invention. -
FIG. 6A is a cross-sectional view of a substrate andFIG. 6B is a SEM image which show the method of manufacturing a circuit device of the second embodiment of the present invention. -
FIGS. 7A and 7B are cross-sectional views showing the method of manufacturing a circuit device of the second embodiment of the present invention. -
FIGS. 8A and 8B are cross-sectional views showing the method of manufacturing a circuit device of the second embodiment of the present invention. -
FIGS. 9A to 9D are cross-sectional views showing the method of manufacturing a circuit device of a third embodiment of the present invention. -
FIGS. 10A to 10C are cross-sectional views showing a conventional method of manufacturing a circuit device. -
FIGS. 11A and 11B are cross-sectional views showing the conventional method of manufacturing a circuit device. -
FIG. 12A is a plan view,FIG. 12B is a cross-sectional view andFIG. 12C is an enlarged cross-sectional view which show the conventional method of manufacturing a circuit device. -
FIG. 13A is a cross-sectional view of a substrate andFIG. 13B is a SEM image which show the conventional method of manufacturing a circuit device. - In this embodiment, with reference to
FIGS. 1A to 1C, description will be given of a configuration of a hybridintegrated circuit device 10 that is a circuit device of the present invention.FIG. 1A is a perspective view of the hybridintegrated circuit device 10,FIG. 1B is a cross-sectional view thereof, andFIG. 1C is a cross-sectional view showing aheat sink 14D fixed to apad 18A. - As shown in
FIGS. 1A and 1B , in the hybridintegrated circuit device 10, aconductive pattern 18 is formed on a surface of asubstrate 16, and a circuit element such as a transistor is fixed to theconductive pattern 18 with asolder 19 interposed therebetween. Moreover, at least the surface of thesubstrate 16 is covered with a sealingresin 12. - As the
substrate 16, a metal substrate mainly made of aluminum, copper or the like, a substrate made of a resin material such as an epoxy resin, a substrate made of a flexible sheet, for example, a printed board, or the like is used. Moreover, a ceramic substrate made of alumina and the like, a glass substrate and the like can also be adopted as thesubstrate 16. If a substrate made of aluminum is adopted as thesubstrate 16, a surface of thesubstrate 16 is subjected to alumite treatment. A specific size of thesubstrate 16 is, for example, about length×breadth×thickness=60 mm×40 mm×1.5 mm. - An insulating
layer 17 is formed so as to cover the entire surface of thesubstrate 16. The insulatinglayer 17 is made of an epoxy resin or the like, which is filled with a large amount of fillers such as Al2O3. Thus, heat generated from the circuit element included in the device can be actively discharged to the outside through thesubstrate 16. A specific thickness of the insulatinglayer 17 is, for example, about 50 μm. - The
conductive pattern 18 is formed of metal mainly made of copper and is formed on a surface of the insulatinglayer 17 so as to realize a predetermined electric circuit. Moreover, theconductive pattern 18forms pads 18A to 18C. The respective pads will be described in detail later with reference toFIGS. 3A and 3B . - A plated
film 20 is formed so as to cover surfaces of thepads 18A to 18C formed of theconductive pattern 18. A thickness of the platedfilm 20 is, for example, about 3 μm. As a material of the platedfilm 20, nickel is preferable. When solder is attached to a surface of the platedfilm 20 made of nickel, an intermetallic compound is generated, which is made of tin contained in the solder and of nickel. The intermetallic compound made of tin and nickel has solder wettability better than that of the above-described intermetallic compound made of tin and copper. Therefore, in the manufacturing steps, occurrence of sink due to generation of the intermetallic compound including tin contained in the solder is suppressed. - The plated
film 20 may be formed only on thelarge pad 18A, which has a risk of occurrence of sink, or may be formed on all the pads. Furthermore, the platedfilm 20 is also formed on an upper surface of a bonding pad 18E in order to facilitate formation of a thin metal wire. - In this embodiment, the plated
film 20 is preferably formed by use of an electroplating method. As a method of forming the plated film, there are the electroplating method and an electroless plating method. The platedfilm 20 can be formed by use of either method. However, if the platedfilm 20 is formed by the electroless plating method, phosphorus (P) used as a catalyst is mixed into the platedfilm 20. Thus, phosphorus is also mixed into analloy layer 13 formed on an interface between the platedfilm 20 and thesolder 19. In thealloy layer 13 containing phosphorus, its mechanical strength is lowered. Thus, when stress acts on thealloy layer 13 in use, there arises a problem that thealloy layer 13 is easily separated from the platedfilm 20. On the other hand, in the electroplating method, since no phosphorus is used, no phosphorus is mixed into the platedfilm 20 to be formed. Thus, the platedfilm 20 having excellent mechanical strength can be formed. - Circuit elements such as a
power transistor 14A, achip component 14B and asmall signal transistor 14C are fixed to the predeterminedconductive patterns 18 with thesolder 19 interposed therebetween. Thepower transistor 14A is fixed to thepad 18A with theheat sink 14D interposed therebetween. Thus, heat release properties are improved. Thechip component 14B has electrodes on its both ends, which are fixed to theconductive pattern 18 by use of thesolder 19. Thesmall signal transistor 14C is fixed to thepas 18B with thesolder 19 interposed therebetween. Here, thepower transistor 14A is, for example, a transistor through which a current of 1A or more flows. Thesmall signal transistor 14C is a transistor through which a current of less than 1A flows. Furthermore, an electrode on a surface of thepower transistor 14A is connected to theconductive pattern 18 through athick wire 15A that is a thin metal wire having a thickness of 100 μm or more. Moreover, an electrode formed on a surface of thesmall signal transistor 14C is connected to theconductive pattern 18 through athin wire 15B having a thickness of about 80 μm or less. - As circuit elements mounted on the
substrate 16, semiconductor elements such as a transistor, an LSI chip and a diode can be adopted. Moreover, chip components such as a chip resistor, a chip condenser, an inductance, a thermistor, an antenna and an oscillator can also be adopted as the circuit elements. Furthermore, a circuit device of a plastic molding type can also be included in the hybridintegrated circuit device 10. - A lead 11 is fixed to the
pad 18C provided in a peripheral part of thesubstrate 16 and has a function of performing input and output from and to the outside. Here, a number ofleads 11 are fixed to one side of thesubstrate 16. Note that theleads 11 can also be derived from four sides of thesubstrate 16 or can also be derived from two opposite sides thereof. - The sealing
resin 12 is formed by transfer molding using a thermosetting resin. As shown inFIG. 1B , theconductive pattern 18 and the circuit elements, which are formed on the surface of thesubstrate 16, are covered with the sealingresin 12. Here, sides and a rear surface of thesubstrate 16 are also covered with the sealingresin 12. By covering theentire substrate 16 with the sealingresin 12 as described above, moisture resistance of the entire device can be improved. Moreover, in order to improve heat release properties of thesubstrate 16, the rear surface of thesubstrate 16 may be exposed from the sealingresin 12. Furthermore, instead of covering with the sealingresin 12, sealing by use of a case material can also be performed. - As shown in
FIG. 1C , on the boundary between the platedfilm 20 formed on the upper surface of thepad 18A and thesolder 19 attached thereabove, thealloy layer 13 is formed. As described above, thealloy layer 13 is a layer formed of the intermetallic compound made of tin that is a major component of thesolder 19 and nickel that is a material of the plated film 20 (in the following description, the alloy layer made of nickel and tin is called a Ni/Sn layer). A thickness of thealloy layer 13 is, for example, about 0.1 μm to 5 μm. Thealloy layer 13 of this embodiment, which is made of nickel and tin, has excellent solder wettability compared to alloy made of copper and tin. In this embodiment, sink of the solder in the middle of the manufacturing steps is suppressed by formation of thealloy layer 13 having excellent solder wettability as described above. - With reference to a cross-sectional view of
FIG. 2 , description will be given of a structure of a hybridintegrated circuit device 10 of another embodiment. Here, a two-layer conductive pattern including afirst wiring layer 22 and asecond wiring layer 23 is formed on a surface of asubstrate 16. The surface of thesubstrate 16 is covered with a lower insulatinglayer 17A, and thesecond wiring layer 23 is formed on a surface of the insulatinglayer 17A. Furthermore, thesecond wiring layer 23 is covered with an upper insulatinglayer 17B, and thefirst wiring layer 22 is formed on a surface of the insulatinglayer 17B. The first and second wiring layers 22 and 23 are connected to each other in predetermined spots through the insulatinglayer 17B. Here, apad 18A and the like are formed of thefirst wiring layer 22. AlthoughFIG. 2 shows a two-layer wiring structure, a multilayer wiring structure including three layers or more may be formed. By forming the multilayer wiring structure as described above, a more complex and multifunctional electric circuit can be included in the hybridintegrated circuit device 10. - In this embodiment, by covering the surfaces of the
pad 18A and the like with a platedfilm 20, it is possible to prevent destruction of a connection part connected bysolder 19. To be more specific, since the surfaces of thepad 18A and the like are covered with the platedfilm 20 made of nickel, thepad 18A made of copper does not come into direct contact with thesolder 19. Therefore, a fragile intermetallic compound, which is made of tin contained in the solder and copper that is a material of thepad 18A, is never generated. Moreover, even if the circuit element such as atransistor 14A generates heat and thepad 18A and thesolder 19 are heated, it is less problematic that the intermetallic compound described above further grows. By covering the surface of thepad 18A with the platedfilm 20, analloy layer 13 made of nickel and tin is formed on the boundary between the platedfilm 20 and thesolder 19. Thealloy layer 13 has mechanical strength better than that of the intermetallic compound made of tin and copper. Therefore, even if, in use, thetransistor 14A and the like are operated to heat up thesolder 19 and thealloy layer 13 grows, the connection part between thesolder 19 and the platedfilm 20 is never easily destroyed. - In this embodiment, with reference to FIGS. 3 to 8, description will be given of a method of manufacturing the hybrid
integrated circuit device 10 described above. - First Step: See
FIGS. 3A and 3B - In this step, a
conductive pattern 18 is formed on a surface of asubstrate 16.FIG. 3A is a plan view of thesubstrate 16 in this step, andFIG. 3B is a cross-sectional view thereof. - As shown in
FIGS. 3A and 3B , by patterning a conductive foil attached to the surface of thesubstrate 16, theconductive pattern 18 having a predetermined pattern shape is formed. Here, theconductive pattern 18forms pads 18A to 18C. Thepad 18A is a pad to which a heat sink is fixed in a subsequent step, and is formed to be relatively large. For example, thepad 18A is formed in a rectangular shape having a size of 9 mm×9 mm or more. Thepad 18B is a pad to which a small signal transistor or a chip component is fixed, and is formed to be smaller than thepad 18A. For example, thepad 18B is formed in a rectangular shape having a size of about 2 mm×2 mm. A plurality of thepads 18C are formed at even intervals along an upper side of thesubstrate 16 on the page space. A lead 11 is fixed to each of thepads 18C in a subsequent step. Furthermore, awiring pattern 18D extended so as to connect the respective pads is also formed. - Moreover, surfaces of the
pads 18A to 18C are covered with a platedfilm 20 made of nickel. Furthermore, a surface of a bonding pad 18E is also covered with a plated film made of nickel. Thus, bonding properties are improved. By forming the platedfilm 20 on the surfaces of thepad 18A and the like, sink of a solder formed on thepad 18A can be suppressed. This matter will be described in detail below. - Second Step: See
FIGS. 4A to 4D - In this step, a
solder 19A is formed on upper surfaces of thepads - First, as shown in
FIG. 4A , screen printing is performed to applysolder paste 21A to the upper surfaces of thepads solder paste 21A is applied to a relatively large pad or a pad using more solder. Since the heat sink is fixed to thepad 18A in the subsequent step, thepad 18A is formed to have a rectangular shape with a length of 9 mm or more on a side as described above. Moreover, since a lead frame is fixed to thepad 18C in the subsequent step, a large amount of thesolder paste 21A is applied thereto. - It is preferable that the
solder paste 21A used in this step be a mixture of flux containing sulfur and solder powder. Sulfur is mixed in a proportion of 20 to 80 PPM into the flux. By mixing sulfur into the flux within such a concentration range, surface tension of the flux is reduced. Thus, wettability of thesolder paste 21A can be improved. If the amount of sulfur is 20 PPM or less, the effect of improving the wettability is not sufficient. Consequently, there is a risk of occurrence of sink. Furthermore, if the amount of sulfur is 80 PPM or more, a nucleus of mixed sulfur remains in the solder. Thus, there is a risk that a local depression might be formed in the surface of the solder. - As a method of manufacturing the
solder paste 21A, first, granular sulfur (S) is dissolved in a solvent. Next, after the solvent containing sulfur and flux are mixed, the flux and solder powder are mixed. A proportion of the flux contained in thesolder paste 21A is, for example, about 5 to 15 wt %. - As the solder powder mixed in the
solder paste 21A, both of solder containing lead and lead-free solder can be adopted. As a specific composition of the solder powder, for example, Sn63/Pb37, Sn/Ag3.5, Sn/Ag3.5/Cu0.5, Sn/Ag2.9/Cu0.5, Sn/Ag3.0/Cu0.5, Sn/Bi58, Sn/Cu0.7, Sn/Zn9, Sn/Zn8/Bi3 and the like are conceivable. The numbers described above indicate wt % relative to the entire solder. Considering that lead has a load significantly affecting on the environment, it is preferable to use the lead-free solder. Thesolder paste 21A containing the lead-free solder tends to have poor solder wettability. However, the surface tension of the flux is reduced by action of the added sulfur. Thus, occurrence of sink is suppressed. - As the flux, rosin-based flux and water-soluble flux are both applicable. However, the water-soluble flux is preferable. This is because the water-soluble flux has strong soldering properties and is suitable for attaching the
solder 19A to the entire surface of thepad 18A. When the water-soluble flux is used, by melting of thesolder paste 21A, a highly corrosive flux residue is generated. Therefore, in this embodiment, after a reflow step is finished, the residue is cleaned and removed. - The flux used in this embodiment is a RA type having a very strong active force. By using the flux of the RA type, even if an oxide film is formed on the surface of the plated
film 20, the oxide film can be removed by the flux. Therefore, in this embodiment, it is not required to cover the surface of the platedfilm 20 with gold plating or the like in order to prevent formation of the oxide film. Generally, the flux is classified broadly into a R type (Rosin base), a RMA type (Mildly Activated Rosin base) and a RA type (Activated Rosin base) in the order from a weaker active force. In this embodiment, the flux of the RA type having the strongest active force is used. - In this embodiment, before the circuit elements are mounted, the melted
solder 19A is previously formed on thelarge pad 18A. This is because, in this embodiment, mounting of the circuit elements is sequentially performed from a relatively small circuit element such as a small signal transistor. After the circuit element such as the small signal transistor is fixed, it is difficult to print the solder paste on the upper surface of thelarge pad 18A. Thus, by preparing thesolder 19A melted on thepad 18A, the problem described above can be avoided. - As shown in
FIGS. 4B and 4C , next, thesolder paste 21A is melted by the reflow step of performing heating and melting, and thesolder 19A is formed on the upper surfaces of thepads FIG. 4B is a cross-sectional view of thesubstrate 16 after thesolder 19A is formed, andFIG. 4C is a plan view thereof. - The heating and melting of the
solder paste 21A is performed by heating a rear surface of thesubstrate 16 by use of a heater block and performing infrared irradiation from above. If thesolder paste 21A contains tin-lead eutectic solder, a reflow temperature is about 220° C. Moreover, if thesolder paste 21A is the lead-free solder (for example, Sn/Ag3.5/Cu0.5), the reflow temperature is about 250° C. - In this embodiment, by allowing the
solder paste 21A to contain sulfur in a predetermined proportion, thesolder 19A can be formed by heating and melting thesolder paste 21A while suppressing sink of the solder. Therefore, as shown inFIG. 4C , the surfaces of thepads solder 19A. Particularly, in thelarge pad 18A to which the heat sink is fixed, the sink tends to occur. However, the use of thesolder paste 21A of this embodiment, which contains sulfur, can eliminate the risk described above. -
FIG. 4D is an enlarged cross-sectional view of thepad 18A on which thesolder 19A is formed. As shown inFIG. 4D , by melting thesolder paste 21A containing sulfur, thesolder 19A is formed on the entire upper surface of thepad 18A. Therefore, the upper surface of thesolder 19A is set to be a smoothly curved surface similar to a flat surface. Aflux 24 is generated when thesolder paste 21A is melted. Then, theflux 24 is attached to the upper surface of thesolder 19A. Accordingly, the amount of the flux flowing out to the surrounding is limited. Thus, it is possible to prevent the surrounding pattern from being corroded by the highly corrosive flux. As described above, the flux used in this embodiment is the RA type having the strongest active force. The flux of the RA type having the strong active force also has a strong oxidizing power. Thus, if the flux leaks out on the surface of thesubstrate 16, theconductive pattern 18 may be corroded. Therefore, in this embodiment, the upper surface of thesolder 19A is set to be a smoothly curved surface, and theflux 24 is attached to the upper surface of thesolder 19A. Thus, the flux is prevented from leaking out to the surrounding. - Furthermore, in this embodiment, formation of the plated
film 20 made of nickel on the surface of thepad 18A also contributes to prevention of occurrence of the sink. To be more specific, the platedfilm 20 is formed on the surface of thepad 18A made of copper, and thesolder 19A is formed on the surface of the platedfilm 20. Thus, thesolder 19A and thepad 18A can be prevented from coming into direct contact with each other. Therefore, an intermetallic compound made of tin that is a major component of the solder and copper that is a material of the pad is never generated. According to the configuration of this embodiment, an intermetallic compound made of tin that is a major component of the solder and nickel that is a material of the platedfilm 20 is generated. Specifically, a Ni/Sn alloy layer 13 is formed on an interface between the platedfilm 20 and thesolder 19A. The Ni/Sn alloy layer 13 has solder wettability better than that of a Cu/Sn alloy layer. Therefore, in this embodiment, occurrence of sink caused by poor solder wettability of the intermetallic compound is suppressed. - It is considered that by heating and melting the
solder paste 21A, most of sulfur flows out to the outside of thesolder 19A together with the flux component. However, there is also a possibility that a very small amount of sulfur remains in thesolder 19A and reduces the surface tension of the meltedsolder 19A in a subsequent step of remelting thesolder 19A. - Third Step: See
FIGS. 5A to 5C - In this step, a small signal transistor and the like are fixed to the
substrate 16. - As shown in
FIG. 5A , first, solder paste 21B is applied to the upper surface of thepad 18B by screen printing. Thereafter, achip component 14B and atransistor 14C are temporarily mounted on the solder paste 21B. The solder paste 21B used in this step is preferably one containing rosin-based flux. By using the rosin-based flux which is less corrosive than water-soluble flux, it is possible to prevent corrosion of theconductive pattern 18 positioned around thepad 18B. Moreover, as the solder paste 21B, the solder paste containing sulfur, which is used in the preceding step, may be used or solder paste containing no sulfur may be used. Thepad 18B is a small pad to which thesmall signal transistor 14C, thechip component 14B or the like is fixed. Therefore, compared with thelarge pad 18A, there is less risk that sink of the solder occurs. - As shown in
FIG. 5B , next, by heating and melting the solder paste 21B on which thechip component 14B and the like are mounted, the circuit elements described above are fixed. A reflow temperature in this step is the same as that in the preceding step where thesolder 19A is melted. Therefore, by melting the solder paste 21B to formsolder 19B, thesolder 19A formed on thepad 18A is also remelted. - When the
solder 19A attached to thelarge pad 18A is remelted, there is a high risk that sink occurs. This is because thesolder 19A to be remelted contains no flux that improves soldering properties. Furthermore, when a large amount of thesolder 19A attached to thelarge pad 18A is melted, there is action of large surface tension. This large surface tension also causes occurrence of sink. - Accordingly, in this embodiment, the plated
film 20 made of nickel is formed on the surface of thepad 18A so that thesolder 19A does not come into direct contact with thepad 18A. Thus, occurrence of the sink is suppressed. To be more specific, by forming the platedfilm 20, tin contained in the solder and copper that is the material of the pad do not come into direct contact with each other. Thus, the Cu/Sn alloy layer formed of the intermetallic compound made of tin and copper is never formed. According to the configuration of this embodiment, the Ni/Sn alloy layer formed on the surface of the plated film has soldering properties better than those of the Cu/Sn alloy layer. Thus, in this step, sink of thesolder 19A is suppressed. - After the step described above is finished, the
small signal transistor 14C is electrically connected to theconductive pattern 18 through athin wire 15B. Moreover, thesmall signal transistor 14C may be fixed by use of conductive paste such as Ag paste. -
FIG. 5C shows a plan view of thesubstrate 16 after this step is finished. In thesolder 19A formed on the surface of thepad 18A, no sink occurs. Specifically, the entire surface of thepad 18A is covered with thesolder 19A. - With reference to
FIGS. 6A and 6B , detailed description will be given of the boundary between thesolder 19A and the platedfilm 20 after the step described above is finished.FIG. 6A is a cross-sectional view of thesubstrate 16 after the step described above is finished, andFIG. 6B shows a SEM image of the boundary between thesolder 19A and the platedfilm 20. - As shown in
FIG. 6B , analloy layer 13 having a thickness of about 2 μm is generated on the boundary between thesolder 19A and the platedfilm 20. As described above, thealloy layer 13 is made of tin contained in thesolder 19A and nickel that is the material of the platedfilm 20. A rate at which thealloy layer 13 of this embodiment is generated is much slower than that of the alloy layer containing copper, which has been described in the background. - Moreover, nickel becomes a barrier film of Cu formed therebelow and can suppress deposition of Cu on a surface of Ni. Thus, a reaction of Cu and Sn is suppressed as much as possible, and occurrence of sink is suppressed. Furthermore, a surface of the
alloy layer 13 is set to be a rough surface compared with that described in the background. Thus, the surface of thealloy layer 13 is an environment where it is difficult for the liquefiedsolder 19A to move. This also contributes to prevention of the sink. - Fourth Step: See
FIGS. 7A and 7B - In this step, a
heat sink 14D is mounted on thepad 18A. - As shown in
FIG. 7A , first, theheat sink 14D having thepower transistor 14A fixed thereon is mounted on thesolder 19A formed on thepad 18A. Thereafter, by using a hot plate to heat thesubstrate 16, thesolder 19A formed on thepad 18A is remelted. Thus, theheat sink 14D is fixed to thepad 18A. Here, a specific size of theheat sink 14D is about length×breadth×thickness=8 mm×8 mm×2 mm. In this embodiment, instead of the method using the hot plate, the solder may be melted in a reflow step using a reflow furnace. - In this embodiment, since the sink of the
solder 19A is suppressed, an entire rear surface of theheat sink 14D is fixed to thepad 18A with thesolder 19A interposed therebetween. Therefore, heat release properties of thepower transistor 14A mounted on theheat sink 14D are ensured. - As shown in
FIG. 7B , next, an emitter electrode and a base electrode of thepower transistor 14A are connected to the predeterminedconductive pattern 18 by use of athick wire 15A having a diameter of about 300 μm. - In this embodiment, after the
small signal transistor 14C is fixed and thethin wire 15B is formed, theheat sink 14D is fixed. This is because it is difficult to dispose thetransistor 14C and form thethin wire 15B in the vicinity of theheat sink 14D after theheat sink 14D is fixed. By disposing theheat sink 14D that is a large circuit element after a small circuit element is fixed, the small circuit element can be disposed near theheat sink 14D. - Fifth Step: See
FIGS. 8A and 8B - In this step, the
lead 11 is fixed and a sealingresin 12 is formed. - As shown in
FIG. 8A , first, thelead 11 is mounted on thepad 18C. Thereafter, thesolder 19A is melted to fix the lead. To be more specific, thesolder 19A is melted by irradiation of a light beam while heating thesubstrate 16 by use of a hot plate. Thus, thelead 11 is fixed. - As shown in
FIG. 8B , next, the sealingresin 12 is formed by transfer molding so as to cover the circuit elements fixed to the surface of thesubstrate 16. To be more specific, the sealingresin 12 is formed so as to also cover the sides and rear surface of thesubstrate 16. Here, the sealingresin 12 can also be formed while exposing the rear surface of thesubstrate 16 to the outside. Furthermore, the surface of thesubstrate 16 can also be sealed by use of a case material. By the steps described above, the hybridintegrated circuit device 10 as shown inFIGS. 1A to 1C is formed. - In this embodiment, description will be given of another method of manufacturing a hybrid integrated circuit device. Here, solder paste is collectively melted to fix circuit elements.
- As shown in
FIG. 9A , first, asubstrate 16 on which aconductive pattern 18 is formed is prepared, andsolder paste 21 is applied to desired pads. In this embodiment, theconductive pattern 18forms pads pad 18A is a pad to which a heat sink is fixed, and is formed to be as large as about 9 mm×9 mm or more, for example. Thepad 18B is a pad to which a chip component such as a chip resistor or a small signal transistor is fixed, and is formed to be smaller than thepad 18A. - In this embodiment, a plated
film 20 made of nickel is formed on a surface of thelarge pad 18A in which sink is likely to occur. Therefore, even if thesolder paste 21 is melted, a Cu/Sn alloy layer having poor soldering properties is not formed. In this embodiment, a Ni/Sn alloy layer having soldering properties better than those of the Cu/Sn alloy layer is formed on a surface of the platedfilm 20. - Furthermore, as the
solder paste 21 used in this step, flux having sulfur mixed therein can be used as in the case of the second embodiment. Sulfur is mixed in a proportion of 20 to 80 PPM into the flux. By adding sulfur, surface tension of the meltedsolder paste 21 is reduced. - As shown in
FIG. 9B , next, after a circuit element such as aheat sink 14D is temporarily attached to thesolder paste 21, reflow is performed to fix the circuit element. To be more specific, theheat sink 14D having apower transistor 14A mounted thereon is temporarily attached to thepad 18A by use of a chip mounter. Thereafter, achip component 14B and asmall signal transistor 14C are temporarily attached to thesmall pad 18B. Furthermore, after temporary attachment of the circuit elements described above is all finished, heating and melting are performed to melt the solder paste. Thus, the circuit elements are fixed by use of asolder 19. In this step, by using the solder paste containing sulfur, sink of the solder is suppressed. Furthermore, in this step, the elements fixed by use of the solder are collectively reflowed. Thus, there is an advantage that the manufacturing steps can be shortened. Moreover, after the reflow of the solder is finished, a small signal transistor may be fixed by use of conductive paste such as Ag paste. - As described above, in this embodiment, the upper surfaces of the
pad 18A and the like are covered with the platedfilm 20. Therefore, when thesolder paste 21 applied to thepad 18A is melted, the Ni/Sn alloy layer having excellent soldering properties is formed on the surface of the platedfilm 20. Thus, the sink of thesolder 19 is suppressed. - As shown in
FIG. 9C , next, the desiredconductive pattern 18 and the circuit elements are connected to each other through thin metal wires. To be more specific, electrodes of thesmall signal transistor 14C are connected to the desiredconductive pattern 18 by use ofthin wires 15B made of aluminum wires having a diameter of about 80 μm. Moreover, an electrode of thepower transistor 14A is connected to the desiredconductive pattern 18 by use of athick wire 15A made of an aluminum wire having a diameter of about 300 μm. - As shown in
FIG. 9D , next, alead 11 is fixed to apad 18C provided in a peripheral part of thesubstrate 16. Thereafter, a sealingresin 12 is formed so as to cover at least the surface of thesubstrate 16. By the steps described above, a hybrid integrated circuit device is manufactured. - In this embodiment, the circuit elements fixed by use of the solder paste are collectively reflowed. Thus, it is possible to provide a manufacturing method including reduced steps.
- According to the circuit device of the embodiments of the present invention and the manufacturing method thereof, it is possible to suppress occurrence of sink in the solder attached to the surface of the pad by forming the plated film on the surface of the pad on which the circuit element is mounted. To be more specific, the solder is attached to the surface of the plated film formed so as to cover the pad, and the circuit element such as a heat sink is fixed by use of the solder. Therefore, since the solder does not come into direct contact with the pad, an ally layer formed of an intermetallic compound made of tin contained in the solder and copper that is a material of the pad is not formed. Since the intermetallic compound made of copper and tin has poor soldering properties, solder wettability for the pad can be improved by preventing generation of the intermetallic compound.
- In the conventional case, particularly, when the lead-free solder is used, there occurs a problem of sink of solder due to the intermetallic compound made of copper and tin. According to the configuration of the embodiments of the present invention, the compound itself is not formed. Therefore, even if the lead-free solder having poor wettability is attached to a relatively large pad, occurrence of sink in the solder can be suppressed.
Claims (27)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005023328 | 2005-01-31 | ||
JP2005-023328 | 2005-01-31 | ||
JP2005-346916 | 2005-11-30 | ||
JP2005346916A JP4817418B2 (en) | 2005-01-31 | 2005-11-30 | Circuit device manufacturing method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070205017A1 true US20070205017A1 (en) | 2007-09-06 |
US7936569B2 US7936569B2 (en) | 2011-05-03 |
Family
ID=37044825
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/307,283 Active 2026-11-04 US7936569B2 (en) | 2005-01-31 | 2006-01-30 | Circuit device and method of manufacturing the same |
Country Status (4)
Country | Link |
---|---|
US (1) | US7936569B2 (en) |
JP (1) | JP4817418B2 (en) |
KR (1) | KR100758760B1 (en) |
CN (1) | CN100449752C (en) |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110014818A1 (en) * | 2008-05-15 | 2011-01-20 | Adc Gmbh | Circuit board for electrical connector adn electrical connector |
USD639812S1 (en) * | 2010-05-17 | 2011-06-14 | Panasonic Corporation | Memory card |
USD668659S1 (en) * | 2011-11-15 | 2012-10-09 | Connectblue Ab | Module |
USD668658S1 (en) * | 2011-11-15 | 2012-10-09 | Connectblue Ab | Module |
USD680119S1 (en) * | 2011-11-15 | 2013-04-16 | Connectblue Ab | Module |
USD680545S1 (en) * | 2011-11-15 | 2013-04-23 | Connectblue Ab | Module |
USD689053S1 (en) * | 2011-11-15 | 2013-09-03 | Connectblue Ab | Module |
US20130286594A1 (en) * | 2010-11-04 | 2013-10-31 | On Semiconductor Trading Ltd | Circuit device and method for manufacturing same |
USD692896S1 (en) * | 2011-11-15 | 2013-11-05 | Connectblue Ab | Module |
USD709894S1 (en) * | 2012-09-22 | 2014-07-29 | Apple Inc. | Electronic device |
US20140363221A1 (en) * | 2012-03-05 | 2014-12-11 | Murata Manufacturing Co., Ltd. | Joining method, joint structure and method for producing the same |
US20140374149A1 (en) * | 2013-06-24 | 2014-12-25 | Shinko Electric Industries Co., Ltd. | Pad structure and mounted structure |
USD756317S1 (en) * | 2014-08-26 | 2016-05-17 | Féinics Amatech Teoranta | Layout for contact pads and connection bridges of a transponder chip module |
USD788723S1 (en) * | 2015-03-04 | 2017-06-06 | Osram Sylvania Inc. | Serrated light engine and circuit board |
USD824344S1 (en) * | 2017-05-26 | 2018-07-31 | TinyPCB, Inc. | Modular circuit board |
USD824345S1 (en) * | 2017-05-26 | 2018-07-31 | TinyPCB, Inc. | Modular circuit board |
USD826189S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826193S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826191S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826196S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826194S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826186S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826195S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826192S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826188S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826187S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826190S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD864881S1 (en) * | 2017-04-20 | 2019-10-29 | Msa Technology, Llc | Printed circuit board |
USD875056S1 (en) * | 2017-06-08 | 2020-02-11 | Jie Qi | Flexible printed circuit board |
USD999748S1 (en) * | 2021-12-02 | 2023-09-26 | Ace Technologies Corporation | Printed circuit board |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4812429B2 (en) * | 2005-01-31 | 2011-11-09 | 三洋電機株式会社 | Circuit device manufacturing method |
US20140033528A1 (en) * | 2012-08-06 | 2014-02-06 | Li-Yu Lin | Method of fast device attachment |
JP6076698B2 (en) * | 2012-11-02 | 2017-02-08 | 株式会社谷黒組 | Parts with electrode corrosion prevention layer |
US9397017B2 (en) | 2014-11-06 | 2016-07-19 | Semiconductor Components Industries, Llc | Substrate structures and methods of manufacture |
US9408301B2 (en) | 2014-11-06 | 2016-08-02 | Semiconductor Components Industries, Llc | Substrate structures and methods of manufacture |
US11437304B2 (en) | 2014-11-06 | 2022-09-06 | Semiconductor Components Industries, Llc | Substrate structures and methods of manufacture |
US10242962B1 (en) * | 2017-08-04 | 2019-03-26 | Advanced Micro Devices, Inc. | Back side metallization |
Citations (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3793161A (en) * | 1972-08-11 | 1974-02-19 | Alpha Metals | Methods for electroplating solder |
US4412377A (en) * | 1981-01-23 | 1983-11-01 | Tokyo Shibaura Denki Kabushiki Kaisha | Method for manufacturing a hybrid integrated circuit device |
US4631571A (en) * | 1983-03-14 | 1986-12-23 | Nec Corporation | Semiconductor device for use in a large scale integration circuit |
US5122200A (en) * | 1990-09-17 | 1992-06-16 | Motorola, Inc. | Method of cleaning printed circuit boards using formic acid |
US5121871A (en) * | 1990-04-20 | 1992-06-16 | The United States Of America As Represented By The United States Department Of Energy | Solder extrusion pressure bonding process and bonded products produced thereby |
US5726501A (en) * | 1994-11-22 | 1998-03-10 | Sharp Kabushiki Kaisha | Semiconductor device having a solder drawing layer |
US5895973A (en) * | 1997-05-19 | 1999-04-20 | Delco Electronics Corp. | Electronic component assembly for maintaining component alignment during soldering |
US5973932A (en) * | 1997-02-14 | 1999-10-26 | Pulse Engineering, Inc. | Soldered component bonding in a printed circuit assembly |
US6189203B1 (en) * | 1999-04-08 | 2001-02-20 | Lucent Technologies Inc. | Method of manufacturing a surface mountable power supply module |
US6197434B1 (en) * | 2000-01-07 | 2001-03-06 | Joseph M. E. Hsu | Glazing covered ferrite core electrode terminal of a surface mounting inductor |
US20010050429A1 (en) * | 1999-12-30 | 2001-12-13 | Texas Instruments Incorporated | Method and apparatus for surface mounted power transistor with heat sink |
US6333989B1 (en) * | 1999-03-29 | 2001-12-25 | Dew Engineering And Development Limited | Contact imaging device |
US20020033204A1 (en) * | 2000-09-21 | 2002-03-21 | Keiko Saita | Flux for Pb-free Sn-based alloy solders |
US20020041022A1 (en) * | 2000-10-05 | 2002-04-11 | Noriaki Sakamoto | Radiation substrate and semiconductor module |
US6416590B1 (en) * | 1998-07-02 | 2002-07-09 | Matsushita Electric Industrial Co., Ltd. | Solder powder and method for preparing the same and solder paste |
US6444562B1 (en) * | 1999-08-02 | 2002-09-03 | International Business Machines Corporation | Nickel alloy films for reduced intermetallic formation in solder |
US6448644B1 (en) * | 1998-05-02 | 2002-09-10 | Charles W. C. Lin | Flip chip assembly with via interconnection |
US20030024606A1 (en) * | 1999-09-03 | 2003-02-06 | Kawasaki Steel Corporation | Non-oriented magnetic steel sheet having low iron loss and high magnetic flux density and manufacturing method therefor |
US6543674B2 (en) * | 2001-02-06 | 2003-04-08 | Fujitsu Limited | Multilayer interconnection and method |
US6614641B2 (en) * | 2001-04-10 | 2003-09-02 | Murata Manufacturing Co., Ltd | Ceramic electronic component |
US20030193094A1 (en) * | 2002-04-12 | 2003-10-16 | Nec Electronics Corporation | Semiconductor device and method for fabricating the same |
US6653219B2 (en) * | 2000-01-13 | 2003-11-25 | Hitachi, Ltd. | Method of manufacturing bump electrodes and a method of manufacturing a semiconductor device |
US20030219966A1 (en) * | 2002-05-21 | 2003-11-27 | St Assembly Test Services Pte Ltd | Small pitch torch bump for mounting high-performance flip-chip |
US6673310B2 (en) * | 1999-12-28 | 2004-01-06 | Kabushiki Kaisha Toshiba | Solder material, device using the same and manufacturing process thereof |
US6695200B2 (en) * | 2000-01-13 | 2004-02-24 | Hitachi, Ltd. | Method of producing electronic part with bumps and method of producing electronic part |
US6706329B1 (en) * | 2002-11-21 | 2004-03-16 | Ming-Ho Chien | Local nickel plating for aluminum alloy radiator |
US6773956B2 (en) * | 2000-07-28 | 2004-08-10 | Infineon Technologies Ag | Method for contact-connecting a semiconductor component |
US6798050B1 (en) * | 1999-09-22 | 2004-09-28 | Kabushiki Kaisha Toshiba | Semiconductor device having semiconductor element with copper pad mounted on wiring substrate and method for fabricating the same |
US20040188814A1 (en) * | 2003-03-31 | 2004-09-30 | Intel Corporation | Heat sink with preattached thermal interface material and method of making same |
US6841862B2 (en) * | 2000-06-30 | 2005-01-11 | Nec Corporation | Semiconductor package board using a metal base |
US6861370B1 (en) * | 2000-10-23 | 2005-03-01 | Renesas Technology Corp. | Bump formation method |
US6881278B2 (en) * | 1998-06-10 | 2005-04-19 | Showa Denko K.K. | Flux for solder paste |
US6979600B2 (en) * | 2004-01-06 | 2005-12-27 | Intel Corporation | Apparatus and methods for an underfilled integrated circuit package |
US20060024943A1 (en) * | 2004-07-30 | 2006-02-02 | Kang Sung K | Prevention and control of intermetallic alloy inclusions that form during reflow of Pb free, Sn rich, solders in contacts in microelectronic packaging in integrated circuit contact structures where electroless Ni(P) metallization is present |
US20060147683A1 (en) * | 2004-12-30 | 2006-07-06 | Harima Chemicals, Inc. | Flux for soldering and circuit board |
US7119432B2 (en) * | 2004-04-07 | 2006-10-10 | Lsi Logic Corporation | Method and apparatus for establishing improved thermal communication between a die and a heatspreader in a semiconductor package |
US7169627B2 (en) * | 2003-06-05 | 2007-01-30 | National Tsing Hua University | Method for inspecting a connecting surface of a flip chip |
US7168608B2 (en) * | 2002-12-24 | 2007-01-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | System and method for hermetic seal formation |
US7256115B2 (en) * | 2002-07-11 | 2007-08-14 | Micron Technology, Inc. | Asymmetric plating |
US7282175B2 (en) * | 2003-04-17 | 2007-10-16 | Senju Metal Industry Co., Ltd. | Lead-free solder |
US7282174B2 (en) * | 2002-10-31 | 2007-10-16 | Senju Metal Industry Co., Ltd. | Lead-free solder and soldered article |
US7296347B2 (en) * | 2002-07-26 | 2007-11-20 | Antaya Technologies Corporation | Method of forming an electrical terminal |
US7323778B2 (en) * | 2002-11-08 | 2008-01-29 | Oki Electric Industry Co., Ltd. | Semiconductor device with improved design freedom of external terminal |
US7325716B2 (en) * | 2004-08-24 | 2008-02-05 | Intel Corporation | Dense intermetallic compound layer |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5922632B2 (en) * | 1980-05-19 | 1984-05-28 | メツク株式会社 | Water-soluble flux for soldering printed wiring boards |
JPS6257795A (en) * | 1985-09-04 | 1987-03-13 | Electroplating Eng Of Japan Co | Water soluble flux |
JP3349166B2 (en) * | 1992-01-24 | 2002-11-20 | 古河電気工業株式会社 | Circuit board |
JPH0629648A (en) * | 1992-07-13 | 1994-02-04 | Mitsubishi Electric Corp | Printed wiring board and its manufacture |
JP3677983B2 (en) * | 1998-02-05 | 2005-08-03 | 株式会社村田製作所 | Ceramic substrate |
JP2000077841A (en) * | 1998-08-31 | 2000-03-14 | Matsushita Electric Ind Co Ltd | Soldering method |
JP3916850B2 (en) * | 2000-06-06 | 2007-05-23 | 株式会社ルネサステクノロジ | Semiconductor device |
JP2002134893A (en) * | 2000-10-26 | 2002-05-10 | Sanyo Electric Co Ltd | Method for manufacturing hybrid integrated circuit device |
JP2002134682A (en) * | 2000-10-26 | 2002-05-10 | Sanyo Electric Co Ltd | Manufacturing method of hybrid integrated circuit device |
JP2002134902A (en) * | 2000-10-26 | 2002-05-10 | Sanyo Electric Co Ltd | Manufacturing method of hybrid integrated circuit device |
JP2003126987A (en) * | 2001-10-16 | 2003-05-08 | Denki Kagaku Kogyo Kk | Lead-free solder for circuit board and circuit board |
JP3796181B2 (en) * | 2002-02-14 | 2006-07-12 | 新日本製鐵株式会社 | Electronic member having lead-free solder alloy, solder ball and solder bump |
JP4034107B2 (en) | 2002-04-17 | 2008-01-16 | 株式会社ルネサステクノロジ | Semiconductor device |
JP2005095977A (en) | 2003-08-26 | 2005-04-14 | Sanyo Electric Co Ltd | Circuit device |
-
2005
- 2005-11-30 JP JP2005346916A patent/JP4817418B2/en not_active Expired - Fee Related
-
2006
- 2006-01-06 CN CNB2006100057363A patent/CN100449752C/en not_active Expired - Fee Related
- 2006-01-24 KR KR1020060007042A patent/KR100758760B1/en not_active IP Right Cessation
- 2006-01-30 US US11/307,283 patent/US7936569B2/en active Active
Patent Citations (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3793161A (en) * | 1972-08-11 | 1974-02-19 | Alpha Metals | Methods for electroplating solder |
US4412377A (en) * | 1981-01-23 | 1983-11-01 | Tokyo Shibaura Denki Kabushiki Kaisha | Method for manufacturing a hybrid integrated circuit device |
US4631571A (en) * | 1983-03-14 | 1986-12-23 | Nec Corporation | Semiconductor device for use in a large scale integration circuit |
US5121871A (en) * | 1990-04-20 | 1992-06-16 | The United States Of America As Represented By The United States Department Of Energy | Solder extrusion pressure bonding process and bonded products produced thereby |
US5122200A (en) * | 1990-09-17 | 1992-06-16 | Motorola, Inc. | Method of cleaning printed circuit boards using formic acid |
US5726501A (en) * | 1994-11-22 | 1998-03-10 | Sharp Kabushiki Kaisha | Semiconductor device having a solder drawing layer |
US5973932A (en) * | 1997-02-14 | 1999-10-26 | Pulse Engineering, Inc. | Soldered component bonding in a printed circuit assembly |
US5895973A (en) * | 1997-05-19 | 1999-04-20 | Delco Electronics Corp. | Electronic component assembly for maintaining component alignment during soldering |
US6448644B1 (en) * | 1998-05-02 | 2002-09-10 | Charles W. C. Lin | Flip chip assembly with via interconnection |
US6881278B2 (en) * | 1998-06-10 | 2005-04-19 | Showa Denko K.K. | Flux for solder paste |
US6416590B1 (en) * | 1998-07-02 | 2002-07-09 | Matsushita Electric Industrial Co., Ltd. | Solder powder and method for preparing the same and solder paste |
US6333989B1 (en) * | 1999-03-29 | 2001-12-25 | Dew Engineering And Development Limited | Contact imaging device |
US6189203B1 (en) * | 1999-04-08 | 2001-02-20 | Lucent Technologies Inc. | Method of manufacturing a surface mountable power supply module |
US6444562B1 (en) * | 1999-08-02 | 2002-09-03 | International Business Machines Corporation | Nickel alloy films for reduced intermetallic formation in solder |
US20030024606A1 (en) * | 1999-09-03 | 2003-02-06 | Kawasaki Steel Corporation | Non-oriented magnetic steel sheet having low iron loss and high magnetic flux density and manufacturing method therefor |
US6798050B1 (en) * | 1999-09-22 | 2004-09-28 | Kabushiki Kaisha Toshiba | Semiconductor device having semiconductor element with copper pad mounted on wiring substrate and method for fabricating the same |
US6673310B2 (en) * | 1999-12-28 | 2004-01-06 | Kabushiki Kaisha Toshiba | Solder material, device using the same and manufacturing process thereof |
US20010050429A1 (en) * | 1999-12-30 | 2001-12-13 | Texas Instruments Incorporated | Method and apparatus for surface mounted power transistor with heat sink |
US6197434B1 (en) * | 2000-01-07 | 2001-03-06 | Joseph M. E. Hsu | Glazing covered ferrite core electrode terminal of a surface mounting inductor |
US6653219B2 (en) * | 2000-01-13 | 2003-11-25 | Hitachi, Ltd. | Method of manufacturing bump electrodes and a method of manufacturing a semiconductor device |
US6695200B2 (en) * | 2000-01-13 | 2004-02-24 | Hitachi, Ltd. | Method of producing electronic part with bumps and method of producing electronic part |
US6841862B2 (en) * | 2000-06-30 | 2005-01-11 | Nec Corporation | Semiconductor package board using a metal base |
US6773956B2 (en) * | 2000-07-28 | 2004-08-10 | Infineon Technologies Ag | Method for contact-connecting a semiconductor component |
US20020033204A1 (en) * | 2000-09-21 | 2002-03-21 | Keiko Saita | Flux for Pb-free Sn-based alloy solders |
US20020041022A1 (en) * | 2000-10-05 | 2002-04-11 | Noriaki Sakamoto | Radiation substrate and semiconductor module |
US6861370B1 (en) * | 2000-10-23 | 2005-03-01 | Renesas Technology Corp. | Bump formation method |
US6543674B2 (en) * | 2001-02-06 | 2003-04-08 | Fujitsu Limited | Multilayer interconnection and method |
US6614641B2 (en) * | 2001-04-10 | 2003-09-02 | Murata Manufacturing Co., Ltd | Ceramic electronic component |
US20030193094A1 (en) * | 2002-04-12 | 2003-10-16 | Nec Electronics Corporation | Semiconductor device and method for fabricating the same |
US20030219966A1 (en) * | 2002-05-21 | 2003-11-27 | St Assembly Test Services Pte Ltd | Small pitch torch bump for mounting high-performance flip-chip |
US6940169B2 (en) * | 2002-05-21 | 2005-09-06 | Stats Chippac Ltd. | Torch bump |
US7256115B2 (en) * | 2002-07-11 | 2007-08-14 | Micron Technology, Inc. | Asymmetric plating |
US7296347B2 (en) * | 2002-07-26 | 2007-11-20 | Antaya Technologies Corporation | Method of forming an electrical terminal |
US7282174B2 (en) * | 2002-10-31 | 2007-10-16 | Senju Metal Industry Co., Ltd. | Lead-free solder and soldered article |
US7323778B2 (en) * | 2002-11-08 | 2008-01-29 | Oki Electric Industry Co., Ltd. | Semiconductor device with improved design freedom of external terminal |
US6706329B1 (en) * | 2002-11-21 | 2004-03-16 | Ming-Ho Chien | Local nickel plating for aluminum alloy radiator |
US7168608B2 (en) * | 2002-12-24 | 2007-01-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | System and method for hermetic seal formation |
US20040188814A1 (en) * | 2003-03-31 | 2004-09-30 | Intel Corporation | Heat sink with preattached thermal interface material and method of making same |
US7282175B2 (en) * | 2003-04-17 | 2007-10-16 | Senju Metal Industry Co., Ltd. | Lead-free solder |
US7169627B2 (en) * | 2003-06-05 | 2007-01-30 | National Tsing Hua University | Method for inspecting a connecting surface of a flip chip |
US6979600B2 (en) * | 2004-01-06 | 2005-12-27 | Intel Corporation | Apparatus and methods for an underfilled integrated circuit package |
US7119432B2 (en) * | 2004-04-07 | 2006-10-10 | Lsi Logic Corporation | Method and apparatus for establishing improved thermal communication between a die and a heatspreader in a semiconductor package |
US20060024943A1 (en) * | 2004-07-30 | 2006-02-02 | Kang Sung K | Prevention and control of intermetallic alloy inclusions that form during reflow of Pb free, Sn rich, solders in contacts in microelectronic packaging in integrated circuit contact structures where electroless Ni(P) metallization is present |
US7325716B2 (en) * | 2004-08-24 | 2008-02-05 | Intel Corporation | Dense intermetallic compound layer |
US20060147683A1 (en) * | 2004-12-30 | 2006-07-06 | Harima Chemicals, Inc. | Flux for soldering and circuit board |
Cited By (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8113888B2 (en) | 2008-05-15 | 2012-02-14 | Adc Gmbh | Circuit board for electrical connector and electrical connector |
US20110014818A1 (en) * | 2008-05-15 | 2011-01-20 | Adc Gmbh | Circuit board for electrical connector adn electrical connector |
USD639812S1 (en) * | 2010-05-17 | 2011-06-14 | Panasonic Corporation | Memory card |
US20130286594A1 (en) * | 2010-11-04 | 2013-10-31 | On Semiconductor Trading Ltd | Circuit device and method for manufacturing same |
US9572294B2 (en) * | 2010-11-04 | 2017-02-14 | Semiconductor Components Industries, Llc | Circuit device and method for manufacturing same |
USD680545S1 (en) * | 2011-11-15 | 2013-04-23 | Connectblue Ab | Module |
USD689053S1 (en) * | 2011-11-15 | 2013-09-03 | Connectblue Ab | Module |
USD680119S1 (en) * | 2011-11-15 | 2013-04-16 | Connectblue Ab | Module |
USD692896S1 (en) * | 2011-11-15 | 2013-11-05 | Connectblue Ab | Module |
USD668658S1 (en) * | 2011-11-15 | 2012-10-09 | Connectblue Ab | Module |
USD668659S1 (en) * | 2011-11-15 | 2012-10-09 | Connectblue Ab | Module |
US9333593B2 (en) * | 2012-03-05 | 2016-05-10 | Murata Manufacturing Co., Ltd. | Joining method, joint structure and method for producing the same |
US20140363221A1 (en) * | 2012-03-05 | 2014-12-11 | Murata Manufacturing Co., Ltd. | Joining method, joint structure and method for producing the same |
USD709894S1 (en) * | 2012-09-22 | 2014-07-29 | Apple Inc. | Electronic device |
US9392703B2 (en) * | 2013-06-24 | 2016-07-12 | Shinko Electric Industries Co., Ltd. | Pad structure and mounted structure |
US20140374149A1 (en) * | 2013-06-24 | 2014-12-25 | Shinko Electric Industries Co., Ltd. | Pad structure and mounted structure |
USD756317S1 (en) * | 2014-08-26 | 2016-05-17 | Féinics Amatech Teoranta | Layout for contact pads and connection bridges of a transponder chip module |
USD788723S1 (en) * | 2015-03-04 | 2017-06-06 | Osram Sylvania Inc. | Serrated light engine and circuit board |
USD876374S1 (en) | 2015-03-04 | 2020-02-25 | Osram Sylvania Inc. | Serrated light engine and circuit board |
USD876373S1 (en) | 2015-03-04 | 2020-02-25 | Osram Sylvania Inc. | Serrated light engine and circuit board |
USD864881S1 (en) * | 2017-04-20 | 2019-10-29 | Msa Technology, Llc | Printed circuit board |
USD824344S1 (en) * | 2017-05-26 | 2018-07-31 | TinyPCB, Inc. | Modular circuit board |
USD826188S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826196S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826194S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826186S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826195S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826192S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826191S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826187S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826190S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD826193S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD824345S1 (en) * | 2017-05-26 | 2018-07-31 | TinyPCB, Inc. | Modular circuit board |
USD826189S1 (en) * | 2017-05-26 | 2018-08-21 | TinyPCB, Inc. | Modular circuit board |
USD875056S1 (en) * | 2017-06-08 | 2020-02-11 | Jie Qi | Flexible printed circuit board |
USD999748S1 (en) * | 2021-12-02 | 2023-09-26 | Ace Technologies Corporation | Printed circuit board |
Also Published As
Publication number | Publication date |
---|---|
JP4817418B2 (en) | 2011-11-16 |
KR20060088025A (en) | 2006-08-03 |
US7936569B2 (en) | 2011-05-03 |
KR100758760B1 (en) | 2007-09-14 |
CN1819189A (en) | 2006-08-16 |
CN100449752C (en) | 2009-01-07 |
JP2006237561A (en) | 2006-09-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7936569B2 (en) | Circuit device and method of manufacturing the same | |
JP4923336B2 (en) | Circuit board and electronic device using the circuit board | |
TWI233684B (en) | Electronic device | |
KR100629826B1 (en) | Compound and circuit device using the same | |
US7511965B2 (en) | Circuit board device and manufacturing method thereof | |
JP5382057B2 (en) | Surface mount component mounted on circuit board, method for mounting the circuit board, and electronic equipment using the circuit board | |
US9572294B2 (en) | Circuit device and method for manufacturing same | |
JP4812429B2 (en) | Circuit device manufacturing method | |
US7473476B2 (en) | Soldering method, component to be joined by the soldering method, and joining structure | |
US8071472B2 (en) | Semiconductor device with solder balls having high reliability | |
JP2009277777A (en) | Solder ball loading method and member for mounting electronic component | |
TW200929479A (en) | Packaging substrate and method for menufacturing the same | |
JPH0620088B2 (en) | Integrated circuit contact and solder bonding method | |
JP2007201286A (en) | Surface-mounting module, and method of manufacturing same | |
WO2022244395A1 (en) | Semiconductor device | |
JPH11168171A (en) | Hybrid integrated circuit device and manufacture thereof | |
JP5104716B2 (en) | Manufacturing method of electronic device | |
JP2002368038A (en) | Flip-chip mounting method | |
JP2003188041A (en) | Chip component and circuit arrangement packaging the same | |
JP2004228261A (en) | Printed circuit board | |
JP2002289734A (en) | Wiring board with pin and electronic device using this |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SANYO ELECTRIC CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAKAKUSAKI, SADAMICHI;SAKAMOTO, NORIAKI;NEZU, MOTOICHI;AND OTHERS;REEL/FRAME:025731/0467 Effective date: 20060323 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:026594/0385 Effective date: 20110101 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANYO ELECTRIC CO., LTD;REEL/FRAME:032836/0342 Effective date: 20110101 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:038620/0087 Effective date: 20160415 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 |