US20070184797A1 - Apparatus for radio telecommunication system and method of building up output power - Google Patents
Apparatus for radio telecommunication system and method of building up output power Download PDFInfo
- Publication number
- US20070184797A1 US20070184797A1 US11/730,584 US73058407A US2007184797A1 US 20070184797 A1 US20070184797 A1 US 20070184797A1 US 73058407 A US73058407 A US 73058407A US 2007184797 A1 US2007184797 A1 US 2007184797A1
- Authority
- US
- United States
- Prior art keywords
- output
- amplitude
- power amplifier
- power
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/30—Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers without distortion of the input signal
- H03G3/20—Automatic control
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers without distortion of the input signal
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3036—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers
- H03G3/3042—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers in modulators, frequency-changers, transmitters or power amplifiers
- H03G3/3047—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers in modulators, frequency-changers, transmitters or power amplifiers for intermittent signals, e.g. burst signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/0008—Modulated-carrier systems arrangements for allowing a transmitter or receiver to use more than one type of modulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/20—Modulator circuits; Transmitter circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/20—Modulator circuits; Transmitter circuits
- H04L27/2003—Modulator circuits; Transmitter circuits for continuous phase modulation
- H04L27/2007—Modulator circuits; Transmitter circuits for continuous phase modulation in which the phase change within each symbol period is constrained
- H04L27/2017—Modulator circuits; Transmitter circuits for continuous phase modulation in which the phase change within each symbol period is constrained in which the phase changes are non-linear, e.g. generalized and Gaussian minimum shift keying, tamed frequency modulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/20—Modulator circuits; Transmitter circuits
- H04L27/2032—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner
- H04L27/2053—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases
- H04L27/206—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases using a pair of orthogonal carriers, e.g. quadrature carriers
- H04L27/2067—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases using a pair of orthogonal carriers, e.g. quadrature carriers with more than two phase states
- H04L27/2071—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases using a pair of orthogonal carriers, e.g. quadrature carriers with more than two phase states in which the data are represented by the carrier phase, e.g. systems with differential coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
- H04L27/36—Modulator circuits; Transmitter circuits
- H04L27/361—Modulation using a single or unspecified number of carriers, e.g. with separate stages of phase and amplitude modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/294—Indexing scheme relating to amplifiers the amplifier being a low noise amplifier [LNA]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/513—Indexing scheme relating to amplifiers the amplifier being made for low supply voltages
Definitions
- the present application relates to subject matters described in the U.S. patent applications being file based on the United Kingdom Patent Applications No. 0212725.6 filed on May 31, 2002, No. 0212729.8 filed on May 21, 2002, No. 0212723.1 filed on May 21, 2002, No. 0212735.5 filed on May 31, 2002, and No. 0212732.2 filed on May 31, 2002. All of those U.S. applications are assigned to the same assignees of the present application.
- the present invention relates to techniques for improving the controllability of output power by a power control signal of a high frequency power amplifier circuit and for building up without fail the output power of the high frequency power amplifier circuit upon starting, and more particularly, to techniques suitable for application in a semiconductor integrated circuit for communication which contains a phase detection circuit and an amplitude detection circuit, and an apparatus for radio telecommunication system such as a portable telephone which incorporates the semiconductor integrated circuit for communication.
- GSM Global System for Mobile Communication
- GMSK Gausian Minimum Shift Keying
- a high frequency power amplifier circuit is incorporated in a transmission output unit in a radio telecommunication apparatus.
- a conventional GSM-based radio telecommunication apparatus employs a configuration for controlling a bias voltage of a high frequency power amplifier circuit to provide output power required for a call by means of a control voltage outputted from a circuit, called an APC (Automatic Power Control) circuit, which generates a control signal for a transmission output based on a signal from a detector for detecting a transmission output and a level required for transmission from a baseband LSI.
- APC Automatic Power Control
- an EDGE Enhanced Data Rates for GMS Evolution
- the EDGE scheme has dual-mode communication functions, and relies on GMSK modulation to perform audio signal communications and on 3 ⁇ /8 rotating 8-PSK (Phase Shift Keying) modulation to perform data communication.
- the 8-PSK modulation is such modulation that adds an extra amplitude shift to a phase shift of a carrier in the GMSK modulation. Since the 8-PSK modulation can send 3-bit information per symbol, in contrast with the GMSK modulation which sends 1-bit information per symbol, the EDGE scheme can achieve communications at a higher transmission rate as compared with the GSM scheme.
- polar loop which involves separating a signal intended for transmission into a phase component and an amplitude component, subsequently applying feedback to the separated components through a phase control loop and an amplitude control loop, and combining the resulting components by an amplifier for outputting the combined components (for example, “High Linearity RF Amplifier Design” by Kenington, Peter B., p 162, published by ARTECH HOUSE, INC. in 1979).
- a GSM-based communication system is only required to output a phase modulated signal in accordance with a required output level, so that a high frequency power amplifier circuit at a final stage can be operated in a saturation region, whereas a radio communication system capable of EDGE-based transmission/reception must perform an amplitude control, so that a high frequency power amplifier circuit at a final stage must be linearly operated in a non-saturation region.
- a radio communication system capable of EDGE-based transmission/reception must perform an amplitude control, so that a high frequency power amplifier circuit at a final stage must be linearly operated in a non-saturation region.
- the polar loop configuration can advantageously satisfy the requirement for the linearity of the high frequency power amplifier circuit, and improve the power efficiency in the low output level region.
- the present inventors considered the employment of the polar loop configuration in an EDGE-based radio communication system.
- a prescription is given for portable telephone terminals supporting EDGE or GSM to increase output power OUT of an output power amplifier to a power threshold within a fixed time upon starting transmission
- the polar loop configuration suffers from a long time taken until an amplitude control loop is stabilized upon building up the output power, and resulting difficulties in building up the output power within the prescribed time.
- the control voltage—power characteristic is desired to linearly increase output power POUT with respect to an output control voltage VRAMP, as indicated by a solid line A in FIG. 10 .
- the output power—gain characteristic is desired to provide a constant gain GPA of the amplifier with respect to the output power OUT, as indicated by a solid line AA in FIG. 11 .
- an actual output power amplifier exhibits the control voltage—power characteristic, as indicated by a broken line B in FIG. 10 , in which the output power POUT does not linearly change within a range in which the output control voltage VRAMP is small, and the output power—gain characteristic, as indicated by a broken line BB in FIG.
- An additional drawback is the reduction of phase margin caused by the reduction of open loop gain that may reduce the stability of the amplitude loop.
- a polar loop based radio telecommunication apparatus of the present invention has a phase control loop for controlling the phase of a carrier outputted from an oscillator for transmitter, and an amplitude control loop for controlling the amplitude of a transmission output signal outputted from a power amplifier circuit, wherein the apparatus includes precharge means on a forward path from an amplitude detection circuit to the power amplifier circuit, forming the amplitude control loop, for rapidly increasing a control voltage for the power amplifier circuit to a power threshold upon starting transmission.
- the amplitude loop operates in an open loop way during precharge, thus ensuring that the output power of the power amplifier circuit can be increased to a power threshold within a prescribed time upon starting transmission.
- FIG. 1 is a block diagram illustrating the general configuration of a polar loop based transmitter circuit according to a first embodiment of the present invention, and an exemplary configuration of a radio communication system using the same;
- FIG. 2 is a block diagram illustrating an exemplary configuration of a polar loop in the transmitter circuit of FIG. 1 in greater detail;
- FIG. 3 is a flow chart illustrating a control procedure in the polar loop based transmitter circuit according to the first embodiment of the present invention upon building up output power;
- FIG. 4 is an explanatory diagram showing a relationship between a change in output level upon building up the output power from the polar loop based transmitter circuit according to the first embodiment of the present invention and a time mask when a required output level, prescribed in the GSM system standard, is low;
- FIG. 5 is an explanatory diagram showing a relationship between a change in output level upon building up the output power from the polar loop based transmitter circuit of the present invention and a time mask when a required output level, prescribed in the GSM system standard, is high;
- FIG. 6 is a schematic circuit diagram illustrating an exemplary configuration of a forward path of an amplitude control loop in detail, showing a second embodiment of the present invention
- FIG. 7 is a schematic circuit diagram illustrating an exemplary configuration of a forward path of an amplitude control loop in detail, showing a third embodiment of the present invention
- FIG. 8 is a graph showing a level change in the forward path of the amplitude control loop upon building up the output power in the third embodiment
- FIG. 9 is a circuit diagram illustrating an exemplary specific circuit configuration of a variable gain amplifier circuit
- FIG. 10 is a characteristic diagram showing a relationship between the output power and output control voltage of an output power amplifier that forms part of a radio communication system which uses the polar loop based transmitter circuit according to another embodiment of the present invention
- FIG. 11 is a characteristic diagram showing a relationship between the output power and power gain of the output power amplifier that forms part of the radio communication system which uses the polar loop based transmitter circuit according to another embodiment of the present invention.
- FIGS. 12A and 12B are graphs showing a relationship among an output control voltage VRAMP and the gains of an output power amplifier and a variable gain amplifier circuit, and a relationship between the output control voltage VRAMP and the output power of the output power amplifier in the polar loop based transmitter circuit according to another embodiment of the present invention.
- FIG. 1 illustrates the general configuration a polar loop based radio telecommunication apparatus according one embodiment of the present invention.
- the polar loop based radio telecommunication apparatus comprises a high frequency IC 100 which is capable of performing the GMSK modulation in a GSM system, and the 8-PSK modulation in an EDGE system; a power module 200 which includes a high frequency power amplifier circuit (hereinafter called the power amplifier) 210 for driving an antenna ANT for transmission, a coupler 220 for detecting transmission power, and the like; a baseband circuit 300 for generating I/Q signals based on transmission data (baseband signal), and generating a control signal for the high frequency IC 100 and a bias voltage VBIAS for the power amplifier 210 in the power module 200 ; an oscillator for transmitter TxVCO for generating a phase modulated transmission signal (carrier); and a loop filter LPF 1 for limiting the bandwidth of a phase loop.
- the power module 200 which includes a high frequency power amplifier circuit (hereinafter called the
- the high frequency IC 100 is implemented as a semiconductor integrated circuit on a single semiconductor chip.
- the chip of the high frequency IC 100 is formed thereon with a reception-related circuit 190 comprising a low noise amplifier (LNA); a mixer (Rx-MIX) for directly downconverting a received signal to a baseband signal; a high gain programmable gain amplifier (PGA); and the like, in addition to transmission-related circuits, as described below in detail.
- the high frequency IC 100 , oscillator for transmitter TxVCO, loop filter LPF, and the like may be mounted on a single insulating substrate such as a ceramic substrate to form a module.
- the foregoing high frequency IC 100 of the embodiment which constitutes a polar loop, comprises a phase divider circuit 110 for generating a signal, the phase of which is shifted by 90° from an oscillating signal ⁇ IF at an intermediate frequency generated by an oscillator IF-VCO; a quadrature modulation circuit 120 for mixing I/Q signals supplied from the baseband LSI 300 with the signal divided by the phase divider circuit 110 for quadrature modulation; a mixer 131 for mixing a feedback signal from the oscillator for transmitter TxVCO with an oscillating signal ⁇ RF from a high frequency oscillator RF-VCO for downconversion to a signal such as 80 MHz; a phase detection circuit 140 for detecting a difference in phase between an output signal of the mixer 131 and an output signal of the quadrature modulation circuit 120 ; a mixer 132 for mixing a detection signal from the coupler 220 for detecting an output level of the power amplifier 210 with the oscillating signal ⁇ RF from a high frequency oscill
- an amplitude loop is formed by the coupler 220 —mixer 132 —variable gain amplifier circuit MVGA—amplitude detection circuit 150 —loop filter LPF 2 —variable gain amplifier circuit IVGA—power amplifier 210 .
- a phase loop is formed by the phase detection circuit 140 —loop filter LPF 1 —oscillator for transmitter TxVCO—mixer 131 —phase detection circuit 140 .
- a voltage for reducing the phase difference is supplied to a frequency control terminal of the oscillator for transmitter TxVCO, such that the phase of the feedback signal from the mixer 131 matches the phase of the output signal of the quadrature modulation circuit 120 .
- This phase loop performs such a control that prevents the phase of the output of the oscillator for transmitter TxVCO from shifting due to fluctuations in power supply voltage and a change in temperature.
- the oscillator for transmitter TxVCO has a constant amplitude.
- variable gain amplifier circuit MVGA is fed back to the phase detection circuit 140 such that a path comprised of the coupler 220 —mixer 132 —variable gain amplifier circuit MVGA can be used as a common feedback path for the amplitude loop and phase loop.
- the output of the power amplifier 210 is detected by the coupler 220 , the detection signal of which is converted to an intermediate frequency bandwidth (IF) by the mixer 132 , and amplified by the variable gain amplifier circuit MVGA to generate a feedback signal SFB which is supplied to the amplitude detection circuit 150 .
- the amplitude detection circuit 150 compares a transmission signal modulated by the quadrature modulation circuit 120 with the feedback signal SFB to detect an amplitude difference which is then amplified by the variable gain amplifier circuit MVGA, and applied to an output control terminal of the power amplifier 210 as a control voltage VAPC for performing an amplitude control.
- the gains of the variable gain amplifier circuits MVGA, IVGA are controlled by the gain control circuit 160 in a reverse direction in accordance with a control voltage VRAMP from the baseband LSI 300 such that the sum of their gains is substantially constant.
- This control is performed by the following reason.
- the open loop gain must be kept constant for maintaining a constant frequency bandwidth for the amplitude loop
- a change in the gain of the variable gain amplifier circuit MVGA on the feedback path causes a change in the gain in the amplitude loop, resulting in a reduced bandwidth, a reduced phase margin and a lower stability of the loop.
- the gain of the variable gain amplifier circuit MVGA on the feedback path is increased, the gain of the variable gain amplifier circuit IVGA on the forward path is reduced on the contrary, and when the gain of the variable gain amplifier circuit MVGA on the feedback path is reduced, the gain of the variable gain amplifier circuit IVGA on the forward path is increased on the contrary.
- the open loop gain can be kept constant, so that the frequency bandwidth for the amplitude loop is kept constant as well.
- variable gain amplifier circuit IVGA on the forward path
- variable gain amplifier circuit MVGA variable gain amplifier circuit
- a portable telephone terminal which supports EDGE or GSM controls a power amplifier to increase or reduce the output power POUT to a desired value within a fixed time.
- this power control is performed by controlling the gain of the variable gain amplifier circuit MVGA.
- the amplitude loop reacts by increasing the RF gain GPA (POUT/PIN) of the power amplifier, in order to match the feedback signal with a reference signal SREF from the modulation circuit 120 , and consequently this reaction increases the output power POUT.
- the gain of the variable gain amplifier circuit MVGA may be increased.
- the gain of the variable gain amplifier circuit MVGA is controlled by the control voltage VRAMP from the baseband LSI 300 . Moreover, the proportion of a reduction or an increase in the gain GMVGA of the variable gain amplifier circuit MVGA is always equal to the proportion of an increase or a reduction in the RF gain GPA of the power amplifier.
- a change in the gain of the variable gain amplifier circuit MVGA in response to the control voltage VRAMP exhibits a straight line descending to the right, as indicated by a solid line GMA in FIG. 12A
- a change in the gain of the power amplifier 210 in response to the control voltage VRAMP exhibits a straight line ascending to the right, as indicated by a solid line GPA in FIG. 12A
- the output power POUT of the power amplifier 210 expressed in dBm linearly increases with the VRAMP expressed in volts.
- the reference signal SREF from the modulation circuit 120 which is modulated in conformity to 8-PSK and has a varying amplitude component, is controlled by the action of the amplitude control loop such that an amplitude component of the output power POUT of the power amplifier 210 matches the reference signal SREF.
- the output power POUT of the power amplifier 210 is modulated at a desired value by the aforementioned power control.
- the polar loop can modulate the output power of the power amplifier in conformity with 8-PSK.
- an operated output power control function APC function
- this embodiment is configured such that the power amplifier 210 can be selectively supplied, at its output control terminal, with an output voltage of the variable gain amplifier circuit IVGA or the control voltage VRAMP from the baseband LSI 300 through a switch SW 1 .
- the high frequency power amplifier circuit 210 is controlled by a control voltage from the amplitude loop in an 8-PSK modulation mode, while in a GMSK modulation mode, the power amplifier 210 is directly supplied with the control voltage VRAMP from the baseband LSI 300 , instead of the control voltage from the amplitude loop, such that the output of the power amplifier 210 can be controlled.
- the embodiment also allows the amplitude loop to control the power amplifier when operating in GMSK mode.
- the switch SW 1 can be switched by setting the register 170 from the baseband LSI 300 .
- the polar loop can correctly control the phase and amplitude of the output of the power amplifier 210 by a common action of the phase loop and amplitude loop, this is suitable for a dual mode transmitter circuit which supports both GMSK and EDGE modulation schemes.
- GMSK modulation scheme provides transmission information only in a phase component
- EDGE scheme additionally provides information in an amplitude component for increasing the data rate.
- a transmitter circuit which supports only the GMSK scheme conventionally performs such a control that provides only a constant amplitude at the output of the power amplifier, so that the conventional transmitter circuit cannot support a scheme such as EDGE which involves a varying amplitude.
- the output of the power amplifier 210 (precisely, average output power of the power amplifier) can be controlled by varying the gain of the variable gain amplifier circuit as previously described. This is used during power ramping only.
- the reference signal is always of constant amplitude.
- the only way to increase the output power of the power amplifier is to reduce the gain of the variable gain amplifier MVGA to control power ramping.
- variable gain amplifier gain is maintained constant, so that the output power of the power amplifier perfectly replicates the amplitude modulation of the reference signal. So, when the GSMK mode is used, the output power remains constant and, when the EDGE mode is used, the output power varies like as 8-PSK signal.
- the standard prescribes that the power in a rising (build-up) period, a falling (build-down) period, and a data transmission period must always fall within a predetermined time mask at an antenna end, but it is relatively difficult to implement a circuit which satisfies the standard particularly in respect to the rising period.
- an embodiment which can satisfy the standard in this respect will be described in greater detail.
- FIG. 2 illustrates the configuration of the phase loop and amplitude loop in greater detail.
- an attenuator ATT is provided between the coupler 220 and mixer 132 for attenuating the output of the coupler 220 and supplying the attenuated output to the mixer 132
- low pass filters MLPF 1 , MLPF 2 are provided between the mixer 132 and variable gain amplifier circuit MVGA and between the variable gain amplifier circuit MVGA and amplitude detection circuit 150 , respectively, for removing unwanted harmonics.
- a switch SW 0 is provided for selectively inputting the output level of the power amplifier 210 detected by the coupler 220 and fed back through the feedback path to the phase detection circuit 140 or amplitude detection circuit 150 .
- variable gain amplifier circuit IVGA provided behind the variable gain amplifier circuit IVGA are a charge pump CGP for charging or discharging depending on a differential output of the variable gain amplifier circuit IVGA to generate a voltage in accordance with the output of the variable gain amplifier circuit IVGA, and a level shift circuit LVS for shifting the voltage generated by the charge pump CGP by approximately 0.6 V in the negative direction.
- the LVS can be designed to produce the same gain.
- the charge pump CGP is comprised of a pair of current sources IS 1 , IS 2 , and a capacitor C 4 , and a switch SW 11 is provided between the current sources IS 1 , IS 2 and the capacitor C 4 for shutting down the loop.
- An output node N 1 of the charge pump CGP is connected to a precharge current source PCI for precharging this node through a switch SW 12 .
- a level detection circuit DCT for comparing a signal from the modulation circuit 120 with a feedback signal of the amplitude loop to detect whether or not the feedback signal reaches a predetermined level, and a flip-flop FF 1 operated by an output signal of the level detection circuit DCT to generate an ON/OFF control signal for the switches SW 11 , SW 12 .
- the level detection circuit DCT is configured such that its output signal changes to high level when the feedback signal reaches ⁇ 5.9 dBm.
- the feedback signal at ⁇ 5.9 dBm corresponds to the level of the feedback signal when the output control terminal (VAPC) of the power module 200 is at a level such as ⁇ 11 dBm.
- the shift level circuit LVS is provided because the charge pump CGP is not capable of providing 0 V due to the nature of the current source IS 2 .
- the oscillator for transmitter TxVCO is first turned on (step S 1 ). Subsequently, I, Q signals are sent from the baseband LSI 300 to the modulation circuit 120 to modulate an intermediate frequency signal ⁇ IF and supplies the modulated signal to the phase detection circuit 140 and amplitude detection circuit 150 .
- the phase detection circuit 140 is fed back with a transmission signal of the oscillator for transmitter TxVCO after downconverted by the mixer 131 .
- the phase detection circuit 140 compares the phase of the feedback signal with that of the modulated signal to start such a control that matches the phases of the two signals with each other (step S 2 ).
- the amplitude detection circuit 150 is also applied with the modulated signal and a detection signal from the coupler 220 through the feedback path.
- the flip-flop FF 1 is reset by a reset signal RS, and the switch SW 11 on the forward path of the amplitude loop is turned off by the output signal of the flip-flop FF 1 to open the loop (step S 3 ).
- the variable gain amplifier circuit IVGA is implemented by a general differential amplifier circuit as illustrated in FIG. 9 , the variable gain amplifier circuit IVGA is short-circuited between an inverting input terminal and a non-inverting input terminal. This is done in order to maintain a reference voltage for capacitors C 2 , C 3 and a resistor R 3 within the loop filter LPF 2 on the amplitude loop and to avoid sudden fluctuations in the output of the variable gain amplifier circuit IVGA when the amplitude loop is closed.
- the switch SW 12 is turned on to start precharging the capacitor C 4 of the charge pump CGP by the precharge current source PCI (step S 4 ).
- the level detection circuit DCT determines that the modulated signal matches in level with the feedback signal from the amplitude loop
- the level detection circuit DCT operates the flip-flop FF 1 as a latch to change its output (steps S 5 , S 6 ).
- This causes the switch SW 12 to turn off to stop precharging, and the switch SW 11 on the forward path to turn on to close the amplitude loop, thereby starting the amplitude control (step S 7 ).
- the variable gain amplifier circuit IVGA releases the differential input terminals from the short-circuited state.
- the foregoing operation is automatically executed by a sequencer 180 by sending a transmission starting command from the baseband LSI 300 to the high frequency IC 100 . Then, the output control voltage VRAMP is already active before the switch SW 11 is turned on to close the amplitude loop to control the power module 200 to build up its output power to a desired level.
- the output power can be ramped up in the required time condition, as shown in FIG. 4 , thereby making it possible to build up the output power within a time mask prescribed in the EDGE scheme (the same applies to the GMSK scheme).
- FIG. 4 shows a time mask and an associated build-up operation when a required output level is relatively high such as 27 dBm at a location relatively far from a base station
- FIG. 5 shows a time mask and an associated build-up operation when a required output level is relatively high such as 13 dBm at a location relatively far from a base station.
- the output power can be built up within the prescribed time mask by delaying the start of precharge by a predetermined time, for example, 10 ⁇ sec, as shown in FIG. 5 .
- FIG. 6 illustrates a second embodiment of a precharge circuit.
- the precharge circuit in the second embodiment comprises a timer TMR for controlling the precharge current source PCI in addition to the like circuit in the first embodiment.
- the timer TMR can be configured to measure the time in response to a clock signal supplied from the baseband LSI 300 .
- the timer TMR may be provided integrally with other timers within the sequencer 180 .
- the timer TMR is started simultaneously with the start of precharge at step S 4 in FIG. 3 , and the precharge current source PCI is turned off, for example, after the lapse of 5 ⁇ sec. In this way, the precharge can be terminated even if no change is found in the output of the level detection circuit DTC because the feedback signal has not reached the predetermined level at that time.
- the output control voltage (VAPC) of the power module 200 reaches a level such as ⁇ 11 dB in about 5 ⁇ sec after the start of precharge
- VAPC output control voltage
- variations due to manufacturing may cause a build-up rate of the output power to be lower than expectancy. Therefore, if the precharge takes a long time, a time significantly longer than 5 ⁇ sec, the output power of the power module 200 cannot be build up to a power threshold within a predetermined time (28 sec) defined by the time mask.
- the second embodiment solves this problem.
- the precharge current source PCI is controlled to be on and off by the timer TMR.
- an AND gate may be provided for taking logical AND of the output of the flip-flop FF 1 (invertor INV in FIG. 6 ) and the output of the timer TMR, such that the switch SW 12 is turned off by the earlier one of these outputs to terminate the precharge.
- a regulated current source generally presents a slower reaction than the switch SW 12 , so that if the precharge were terminated by turning off the precharge current source PCI using the output of the flip-flop FF 1 when the level detection circuit DTC presents a change in the output, the output power could fall within a prohibited range of the time mask due to a delay in the reaction of the current source PCI when variations due to manufacturing cause the output power to be much higher than expected.
- the switch SW 12 is preferably turned off using the output of the flip-flop FF 1 (invertor INV) as is done in the foregoing embodiment.
- the embodiment configured as such is advantageous in its ability to advance, even slightly, the build-up of the output power.
- the embodiments in FIG. 6 and next FIG. 7 show exemplary configurations of the level detection circuit DTC.
- the level detection circuit DTC in these embodiments comprises a first AC-DC converting means comprised of a diode D 1 and a capacitor C 11 for converting a signal (for example, an AC signal at 80 MHz) SREF supplied from the modulation circuit 120 for defining a reference level of ⁇ 5.9 dBm to a DC signal; a second AC-DC converting means comprised of a diode D 2 and a capacitor C 12 for converting a feedback signal SFB from the feedback path of the amplitude loop to a DC signal; and a comparator CMP comprised of a differential amplifier for comparing the converted signals with each other.
- a first AC-DC converting means comprised of a diode D 1 and a capacitor C 11 for converting a signal (for example, an AC signal at 80 MHz) SREF supplied from the modulation circuit 120 for defining a reference level of ⁇ 5.9
- FIG. 7 illustrates a third embodiment of the precharge circuit.
- the third embodiment applies a two-stage precharge method for precharging in stages the capacitor C 4 which forms part of the charge pump CGP.
- a switch SW 13 is provided between a regulated voltage source CV 1 (0.1 V) which provides a voltage as a reference for a shift amount ( ⁇ 0.6 V on the output side) in the level shift circuit LVS, and the node N 1 to which the capacitor C 4 is connected, such that the regulated voltage source CV 1 can be utilized as a precharge power supply.
- the precharge current source PCI used herein supplies a smaller current value than the precharge current sources PCI in the first and second embodiments. Then, in the third embodiment, as illustrated in FIG.
- the switch SW 13 is first turned on within a short time T 1 immediately after the output power is build up to precharge the capacitor C 4 to 0.1 V by the regulated voltage source CV 1 . Subsequently, the switch SW 12 is turned on to slowly precharge the capacitor C 4 to approximately 0.4 V by the precharge current source PCI over a relatively long time T 2 .
- the switch SW 12 for precharge control is turned off using the output of the level detection circuit DCT in order to prevent a delay in timing at which the precharge is terminated.
- the third embodiment employs the precharge current source PCI which supplies a relatively small current value to reduce the precharge rate.
- the capacitor C 4 is relatively rapidly precharged up to 0.6 V so that the LVS output reaches 0.1 V, utilizing the regulated voltage source CV 1 for shifting, and then is slowly precharged by the precharge current source PCI. In this way, the capacitor C 4 can be prevented from the excessive precharge.
- variable gain amplifier circuit IVGA is short-circuited between the inverting input terminal and non-inverting input terminal, and its output is opened (by SW 11 in FIG. 7 ). Then, simultaneously with the termination of the precharge, the two input terminals are active, while the output is also active.
- the third embodiment utilizes the regulated voltage source CV 1 for shifting in the level shift circuit LVS for the precharge at the first stage
- a separate regulated voltage source may be provided for supplying a voltage lower than a target precharge level (for example, 0.4 V) for the amplitude loop to perform the precharge at the first stage.
- a target precharge level for example, 0.4 V
- an increase in circuit scale can be prevented by utilizing the regulated voltage source CV 1 for shifting as in the third embodiment.
- the present invention has been described in connection with a dual-band system to which the present invention is applied, where the system is configured to provide for communications in accordance with two schemes, i.e., the GSM 900 scheme and DCS 1800 scheme, the present invention can be utilized as well for permitting communications which involves phase modulation in accordance with an 8-PSK modulation mode, in addition to a GMSK modulation mode, in a triple-band system which is configured to provide for communications in accordance with either the GSM scheme or DCS scheme, or in accordance with a PCS (Personal Communication System) 1900 scheme in addition to these schemes or communications using 850 MHz.
- GSM 8-PSK modulation mode
- GMSK modulation mode GMSK modulation mode
- PCS Personal Communication System
Abstract
A polar loop based radio telecommunication apparatus which has a phase control loop for controlling the phase of a carrier outputted from an oscillator for transmitter, and an amplitude control loop for controlling the amplitude of a transmission output signal outputted from a power amplifier circuit, wherein precharge means is provided on a forward path from a current source, through the power amplifier circuit, to a detection circuit, forming the amplitude control loop, for rapidly increasing a control voltage for the power amplifier circuit to a power threshold upon starting transmission.
Description
- The present application relates to subject matters described in the U.S. patent applications being file based on the United Kingdom Patent Applications No. 0212725.6 filed on May 31, 2002, No. 0212729.8 filed on May 21, 2002, No. 0212723.1 filed on May 21, 2002, No. 0212735.5 filed on May 31, 2002, and No. 0212732.2 filed on May 31, 2002. All of those U.S. applications are assigned to the same assignees of the present application.
- The present invention relates to techniques for improving the controllability of output power by a power control signal of a high frequency power amplifier circuit and for building up without fail the output power of the high frequency power amplifier circuit upon starting, and more particularly, to techniques suitable for application in a semiconductor integrated circuit for communication which contains a phase detection circuit and an amplitude detection circuit, and an apparatus for radio telecommunication system such as a portable telephone which incorporates the semiconductor integrated circuit for communication.
- One of conventional schemes for radio telecommunication apparatus (mobile telecommunication apparatus) such as a portable telephone is GSM (Global System for Mobile Communication) which is employed in Europe. This GSM scheme uses a phase modulation mode called GMSK (Gaussian Minimum Shift Keying) which shifts the phase of a carrier in accordance with transmission data.
- Generally, a high frequency power amplifier circuit is incorporated in a transmission output unit in a radio telecommunication apparatus. A conventional GSM-based radio telecommunication apparatus employs a configuration for controlling a bias voltage of a high frequency power amplifier circuit to provide output power required for a call by means of a control voltage outputted from a circuit, called an APC (Automatic Power Control) circuit, which generates a control signal for a transmission output based on a signal from a detector for detecting a transmission output and a level required for transmission from a baseband LSI.
- In recent portable telephones, an EDGE (Enhanced Data Rates for GMS Evolution) scheme has been proposed. The EDGE scheme has dual-mode communication functions, and relies on GMSK modulation to perform audio signal communications and on 3π/8 rotating 8-PSK (Phase Shift Keying) modulation to perform data communication. The 8-PSK modulation is such modulation that adds an extra amplitude shift to a phase shift of a carrier in the GMSK modulation. Since the 8-PSK modulation can send 3-bit information per symbol, in contrast with the GMSK modulation which sends 1-bit information per symbol, the EDGE scheme can achieve communications at a higher transmission rate as compared with the GSM scheme.
- As one implementation of a modulation mode for imparting information on a phase component and an amplitude component, respectively, of a transmission signal, there is a conventionally known method called “polar loop” which involves separating a signal intended for transmission into a phase component and an amplitude component, subsequently applying feedback to the separated components through a phase control loop and an amplitude control loop, and combining the resulting components by an amplifier for outputting the combined components (for example, “High Linearity RF Amplifier Design” by Kenington, Peter B., p 162, published by ARTECH HOUSE, INC. in 1979).
- A GSM-based communication system is only required to output a phase modulated signal in accordance with a required output level, so that a high frequency power amplifier circuit at a final stage can be operated in a saturation region, whereas a radio communication system capable of EDGE-based transmission/reception must perform an amplitude control, so that a high frequency power amplifier circuit at a final stage must be linearly operated in a non-saturation region. However, with a method of driving a high frequency power amplifier circuit used in a conventional GSM-based communication system, it is difficult to ensure the linearity which is required by the high frequency power amplifier circuit in a small output level region. On the other hand, the polar loop configuration can advantageously satisfy the requirement for the linearity of the high frequency power amplifier circuit, and improve the power efficiency in the low output level region.
- In this regard, the present inventors considered the employment of the polar loop configuration in an EDGE-based radio communication system. As a result, while a prescription is given for portable telephone terminals supporting EDGE or GSM to increase output power OUT of an output power amplifier to a power threshold within a fixed time upon starting transmission, it was found that the polar loop configuration suffers from a long time taken until an amplitude control loop is stabilized upon building up the output power, and resulting difficulties in building up the output power within the prescribed time.
- Further, an investigation on the cause of the problems revealed that the amplitude control loop is instable due to a small phase margin and a narrow frequency bandwidth thereof because currently provided output power amplifiers do not ensure their operations in a region in which an output control voltage is very small.
- More specifically, among characteristics required for an output power amplifier, the control voltage—power characteristic is desired to linearly increase output power POUT with respect to an output control voltage VRAMP, as indicated by a solid line A in
FIG. 10 . In addition, the output power—gain characteristic is desired to provide a constant gain GPA of the amplifier with respect to the output power OUT, as indicated by a solid line AA inFIG. 11 . However, an actual output power amplifier exhibits the control voltage—power characteristic, as indicated by a broken line B inFIG. 10 , in which the output power POUT does not linearly change within a range in which the output control voltage VRAMP is small, and the output power—gain characteristic, as indicated by a broken line BB inFIG. 11 , in which the gain is lower than a desired level in the range in which the output control voltage VRAMP is small. As a result, it becomes apparent that if an attempt is made to build up the output power of the output power amplifier while the amplitude control loop is left closed, a long time is taken until the amplitude control loop is stabilized, thus making it difficult to build up the output power within a prescribed time. - It is an object of the present invention to provide a highly reliable apparatus for radio telecommunication system, such as a portable telephone that has a function of performing phase modulation and amplitude modulation, which is capable of preventing a long delay in stabilizing an amplitude control loop due to a reduction in closed loop frequency bandwidth caused by a change in the open loop gain. An additional drawback is the reduction of phase margin caused by the reduction of open loop gain that may reduce the stability of the amplitude loop.
- It is another object of the present invention to provide a highly reliable apparatus for a radio telecommunication system, such as a portable telephone that has a function of performing phase modulation and amplitude modulation, which is capable of increasing the output power of an output power amplifier to a power threshold without fail within a prescribed time upon starting transmission.
- It is another object of the present invention to provide a highly reliable apparatus for a radio telecommunication system which is capable of increasing the output power of an output power amplifier to a power threshold without fail within a prescribed time upon starting transmission under all conditions of operations.
- The aforementioned and other objects and novel features of the present invention will become apparent from the description of the specification and the accompanying drawings.
- A representative one of inventions disclosed in the present application will be briefly summarized as follows.
- Specifically, a polar loop based radio telecommunication apparatus of the present invention has a phase control loop for controlling the phase of a carrier outputted from an oscillator for transmitter, and an amplitude control loop for controlling the amplitude of a transmission output signal outputted from a power amplifier circuit, wherein the apparatus includes precharge means on a forward path from an amplitude detection circuit to the power amplifier circuit, forming the amplitude control loop, for rapidly increasing a control voltage for the power amplifier circuit to a power threshold upon starting transmission. In this way, the amplitude loop operates in an open loop way during precharge, thus ensuring that the output power of the power amplifier circuit can be increased to a power threshold within a prescribed time upon starting transmission.
-
FIG. 1 is a block diagram illustrating the general configuration of a polar loop based transmitter circuit according to a first embodiment of the present invention, and an exemplary configuration of a radio communication system using the same; -
FIG. 2 is a block diagram illustrating an exemplary configuration of a polar loop in the transmitter circuit ofFIG. 1 in greater detail; -
FIG. 3 is a flow chart illustrating a control procedure in the polar loop based transmitter circuit according to the first embodiment of the present invention upon building up output power; -
FIG. 4 is an explanatory diagram showing a relationship between a change in output level upon building up the output power from the polar loop based transmitter circuit according to the first embodiment of the present invention and a time mask when a required output level, prescribed in the GSM system standard, is low; -
FIG. 5 is an explanatory diagram showing a relationship between a change in output level upon building up the output power from the polar loop based transmitter circuit of the present invention and a time mask when a required output level, prescribed in the GSM system standard, is high; -
FIG. 6 is a schematic circuit diagram illustrating an exemplary configuration of a forward path of an amplitude control loop in detail, showing a second embodiment of the present invention; -
FIG. 7 is a schematic circuit diagram illustrating an exemplary configuration of a forward path of an amplitude control loop in detail, showing a third embodiment of the present invention; -
FIG. 8 is a graph showing a level change in the forward path of the amplitude control loop upon building up the output power in the third embodiment; -
FIG. 9 is a circuit diagram illustrating an exemplary specific circuit configuration of a variable gain amplifier circuit; -
FIG. 10 is a characteristic diagram showing a relationship between the output power and output control voltage of an output power amplifier that forms part of a radio communication system which uses the polar loop based transmitter circuit according to another embodiment of the present invention; -
FIG. 11 is a characteristic diagram showing a relationship between the output power and power gain of the output power amplifier that forms part of the radio communication system which uses the polar loop based transmitter circuit according to another embodiment of the present invention; and -
FIGS. 12A and 12B are graphs showing a relationship among an output control voltage VRAMP and the gains of an output power amplifier and a variable gain amplifier circuit, and a relationship between the output control voltage VRAMP and the output power of the output power amplifier in the polar loop based transmitter circuit according to another embodiment of the present invention. -
FIG. 1 illustrates the general configuration a polar loop based radio telecommunication apparatus according one embodiment of the present invention. InFIG. 1 , the polar loop based radio telecommunication apparatus comprises ahigh frequency IC 100 which is capable of performing the GMSK modulation in a GSM system, and the 8-PSK modulation in an EDGE system; apower module 200 which includes a high frequency power amplifier circuit (hereinafter called the power amplifier) 210 for driving an antenna ANT for transmission, acoupler 220 for detecting transmission power, and the like; abaseband circuit 300 for generating I/Q signals based on transmission data (baseband signal), and generating a control signal for thehigh frequency IC 100 and a bias voltage VBIAS for thepower amplifier 210 in thepower module 200; an oscillator for transmitter TxVCO for generating a phase modulated transmission signal (carrier); and a loop filter LPF1 for limiting the bandwidth of a phase loop. - The high frequency IC 100 is implemented as a semiconductor integrated circuit on a single semiconductor chip. The chip of the
high frequency IC 100 is formed thereon with a reception-related circuit 190 comprising a low noise amplifier (LNA); a mixer (Rx-MIX) for directly downconverting a received signal to a baseband signal; a high gain programmable gain amplifier (PGA); and the like, in addition to transmission-related circuits, as described below in detail. Thehigh frequency IC 100, oscillator for transmitter TxVCO, loop filter LPF, and the like may be mounted on a single insulating substrate such as a ceramic substrate to form a module. - The foregoing
high frequency IC 100 of the embodiment, which constitutes a polar loop, comprises aphase divider circuit 110 for generating a signal, the phase of which is shifted by 90° from an oscillating signal φIF at an intermediate frequency generated by an oscillator IF-VCO; aquadrature modulation circuit 120 for mixing I/Q signals supplied from thebaseband LSI 300 with the signal divided by thephase divider circuit 110 for quadrature modulation; amixer 131 for mixing a feedback signal from the oscillator for transmitter TxVCO with an oscillating signal φRF from a high frequency oscillator RF-VCO for downconversion to a signal such as 80 MHz; aphase detection circuit 140 for detecting a difference in phase between an output signal of themixer 131 and an output signal of thequadrature modulation circuit 120; amixer 132 for mixing a detection signal from thecoupler 220 for detecting an output level of thepower amplifier 210 with the oscillating signal φRF from a high frequency oscillator RF-VCO; a feedback variable gain amplifier circuit MVGA for amplifying an output of themixer 132; anamplitude detection circuit 150 for comparing the amplified signal with the output signal of thequadrature modulation circuit 120 to detect an amplitude difference; a loop filter LPF2 for generating a voltage in accordance with an output of theamplitude detection circuit 150 and for limiting a frequency bandwidth of an amplitude loop; a forward variable gain amplifier circuit IVGA for amplifying an output of the loop filter LFP2; again control circuit 160 for controlling the gains of the variable gain amplifier circuit MVGA and IVGA; aregister 170 for setting control information, operation mode and the like within the chip; asequencer 180 for outputting a timing signal for each of the circuits within the chip based on values set in theregister 170 to operate the circuit in a predetermined order in accordance with an operation mode; and the like. After IVGA, there are a VIC (voltage to current controller), a capacitor C4 and a level shifter LVS, followed by the switch SW1. - In this embodiment, an amplitude loop is formed by the
coupler 220—mixer 132—variable gain amplifier circuit MVGA—amplitude detection circuit 150—loop filter LPF2—variable gain amplifier circuit IVGA—power amplifier 210. Also, a phase loop is formed by thephase detection circuit 140—loop filter LPF1—oscillator for transmitter TxVCO—mixer 131—phase detection circuit 140. Specifically, if there is a phase difference between an output signal of thequadrature modulation circuit 120 and a feedback signal from themixer 131, a voltage for reducing the phase difference is supplied to a frequency control terminal of the oscillator for transmitter TxVCO, such that the phase of the feedback signal from themixer 131 matches the phase of the output signal of thequadrature modulation circuit 120. This phase loop performs such a control that prevents the phase of the output of the oscillator for transmitter TxVCO from shifting due to fluctuations in power supply voltage and a change in temperature. The oscillator for transmitter TxVCO has a constant amplitude. - Further, in this embodiment, the output of the variable gain amplifier circuit MVGA is fed back to the
phase detection circuit 140 such that a path comprised of thecoupler 220—mixer 132—variable gain amplifier circuit MVGA can be used as a common feedback path for the amplitude loop and phase loop. - In the amplitude loop, the output of the
power amplifier 210 is detected by thecoupler 220, the detection signal of which is converted to an intermediate frequency bandwidth (IF) by themixer 132, and amplified by the variable gain amplifier circuit MVGA to generate a feedback signal SFB which is supplied to theamplitude detection circuit 150. Then, theamplitude detection circuit 150 compares a transmission signal modulated by thequadrature modulation circuit 120 with the feedback signal SFB to detect an amplitude difference which is then amplified by the variable gain amplifier circuit MVGA, and applied to an output control terminal of thepower amplifier 210 as a control voltage VAPC for performing an amplitude control. - In this embodiment, the gains of the variable gain amplifier circuits MVGA, IVGA are controlled by the
gain control circuit 160 in a reverse direction in accordance with a control voltage VRAMP from thebaseband LSI 300 such that the sum of their gains is substantially constant. This control is performed by the following reason. As the open loop gain must be kept constant for maintaining a constant frequency bandwidth for the amplitude loop, when the amplitude loop is used to control the output power of thepower amplifier 210, a change in the gain of the variable gain amplifier circuit MVGA on the feedback path causes a change in the gain in the amplitude loop, resulting in a reduced bandwidth, a reduced phase margin and a lower stability of the loop. - In this embodiment, for controlling the output power of the
power amplifier 210, when the gain of the variable gain amplifier circuit MVGA on the feedback path is increased, the gain of the variable gain amplifier circuit IVGA on the forward path is reduced on the contrary, and when the gain of the variable gain amplifier circuit MVGA on the feedback path is reduced, the gain of the variable gain amplifier circuit IVGA on the forward path is increased on the contrary. In this way, the open loop gain can be kept constant, so that the frequency bandwidth for the amplitude loop is kept constant as well. - Now, detailed description will be made on a gain control for the variable gain amplifier circuit IVGA on the forward path and the variable gain amplifier circuit MVGA on the feedback path.
- A portable telephone terminal which supports EDGE or GSM controls a power amplifier to increase or reduce the output power POUT to a desired value within a fixed time. In a polar loop, this power control is performed by controlling the gain of the variable gain amplifier circuit MVGA. Specifically, since a reduction in the gain of the variable gain amplifier circuit MVGA results in a smaller feedback signal in the amplitude loop, the amplitude loop reacts by increasing the RF gain GPA (POUT/PIN) of the power amplifier, in order to match the feedback signal with a reference signal SREF from the
modulation circuit 120, and consequently this reaction increases the output power POUT. For reducing the output power POUT, the gain of the variable gain amplifier circuit MVGA may be increased. In this embodiment, the gain of the variable gain amplifier circuit MVGA is controlled by the control voltage VRAMP from thebaseband LSI 300. Moreover, the proportion of a reduction or an increase in the gain GMVGA of the variable gain amplifier circuit MVGA is always equal to the proportion of an increase or a reduction in the RF gain GPA of the power amplifier. - For this control strategy, a change in the gain of the variable gain amplifier circuit MVGA in response to the control voltage VRAMP exhibits a straight line descending to the right, as indicated by a solid line GMA in
FIG. 12A , while a change in the gain of thepower amplifier 210 in response to the control voltage VRAMP exhibits a straight line ascending to the right, as indicated by a solid line GPA inFIG. 12A . Also, this causes the output power POUT of thepower amplifier 210 to linearly increase in response to the control voltage VRAMP, as shown inFIG. 12B . The output power POUT of thepower amplifier 210 expressed in dBm linearly increases with the VRAMP expressed in volts. - On the other hand, the reference signal SREF from the
modulation circuit 120, which is modulated in conformity to 8-PSK and has a varying amplitude component, is controlled by the action of the amplitude control loop such that an amplitude component of the output power POUT of thepower amplifier 210 matches the reference signal SREF. In this event, the output power POUT of thepower amplifier 210 is modulated at a desired value by the aforementioned power control. In this way, the polar loop can modulate the output power of the power amplifier in conformity with 8-PSK. In addition, since the polar loop can simultaneously support GMSK as well, an operated output power control function (APC function), which has been conventionally provided by an externally attached IC, is not required anymore. - In addition to the foregoing, this embodiment is configured such that the
power amplifier 210 can be selectively supplied, at its output control terminal, with an output voltage of the variable gain amplifier circuit IVGA or the control voltage VRAMP from thebaseband LSI 300 through a switch SW1. Specifically, the high frequencypower amplifier circuit 210 is controlled by a control voltage from the amplitude loop in an 8-PSK modulation mode, while in a GMSK modulation mode, thepower amplifier 210 is directly supplied with the control voltage VRAMP from thebaseband LSI 300, instead of the control voltage from the amplitude loop, such that the output of thepower amplifier 210 can be controlled. The embodiment also allows the amplitude loop to control the power amplifier when operating in GMSK mode. The switch SW1 can be switched by setting theregister 170 from thebaseband LSI 300. - As described above, since the polar loop can correctly control the phase and amplitude of the output of the
power amplifier 210 by a common action of the phase loop and amplitude loop, this is suitable for a dual mode transmitter circuit which supports both GMSK and EDGE modulation schemes. This is because GMSK modulation scheme provides transmission information only in a phase component, whereas the EDGE scheme additionally provides information in an amplitude component for increasing the data rate. Thus, a transmitter circuit which supports only the GMSK scheme conventionally performs such a control that provides only a constant amplitude at the output of the power amplifier, so that the conventional transmitter circuit cannot support a scheme such as EDGE which involves a varying amplitude. Since the polar loop compares the feedback signal from the output of thepower amplifier 210 with the output of themodulation circuit 120, the output of the power amplifier 210 (precisely, average output power of the power amplifier) can be controlled by varying the gain of the variable gain amplifier circuit as previously described. This is used during power ramping only. - During power ramping, the reference signal is always of constant amplitude. The only way to increase the output power of the power amplifier is to reduce the gain of the variable gain amplifier MVGA to control power ramping.
- During the useful part of the burst, the variable gain amplifier gain is maintained constant, so that the output power of the power amplifier perfectly replicates the amplitude modulation of the reference signal. So, when the GSMK mode is used, the output power remains constant and, when the EDGE mode is used, the output power varies like as 8-PSK signal.
- In either of the GSM and EDGE schemes, however, the standard prescribes that the power in a rising (build-up) period, a falling (build-down) period, and a data transmission period must always fall within a predetermined time mask at an antenna end, but it is relatively difficult to implement a circuit which satisfies the standard particularly in respect to the rising period. In the following, an embodiment which can satisfy the standard in this respect will be described in greater detail.
-
FIG. 2 illustrates the configuration of the phase loop and amplitude loop in greater detail. As illustrated inFIG. 2 , an attenuator ATT is provided between thecoupler 220 andmixer 132 for attenuating the output of thecoupler 220 and supplying the attenuated output to themixer 132, and low pass filters MLPF1, MLPF2 are provided between themixer 132 and variable gain amplifier circuit MVGA and between the variable gain amplifier circuit MVGA andamplitude detection circuit 150, respectively, for removing unwanted harmonics. Also, in this embodiment, a switch SW0 is provided for selectively inputting the output level of thepower amplifier 210 detected by thecoupler 220 and fed back through the feedback path to thephase detection circuit 140 oramplitude detection circuit 150. - Further, in this embodiment, provided behind the variable gain amplifier circuit IVGA are a charge pump CGP for charging or discharging depending on a differential output of the variable gain amplifier circuit IVGA to generate a voltage in accordance with the output of the variable gain amplifier circuit IVGA, and a level shift circuit LVS for shifting the voltage generated by the charge pump CGP by approximately 0.6 V in the negative direction. Additionally, the LVS can be designed to produce the same gain. The charge pump CGP is comprised of a pair of current sources IS1, IS2, and a capacitor C4, and a switch SW11 is provided between the current sources IS1, IS2 and the capacitor C4 for shutting down the loop.
- An output node N1 of the charge pump CGP is connected to a precharge current source PCI for precharging this node through a switch SW12. Further provided in this embodiment are a level detection circuit DCT for comparing a signal from the
modulation circuit 120 with a feedback signal of the amplitude loop to detect whether or not the feedback signal reaches a predetermined level, and a flip-flop FF1 operated by an output signal of the level detection circuit DCT to generate an ON/OFF control signal for the switches SW11, SW12. The level detection circuit DCT is configured such that its output signal changes to high level when the feedback signal reaches −5.9 dBm. The feedback signal at −5.9 dBm corresponds to the level of the feedback signal when the output control terminal (VAPC) of thepower module 200 is at a level such as −11 dBm. The shift level circuit LVS is provided because the charge pump CGP is not capable of providing 0 V due to the nature of the current source IS2. - Next, the operation involved in building up the output power in the polar loop based transmitter circuit according to this embodiment will be described with reference to a flow chart of
FIG. 3 . - In the output power build-up operation, the oscillator for transmitter TxVCO is first turned on (step S1). Subsequently, I, Q signals are sent from the
baseband LSI 300 to themodulation circuit 120 to modulate an intermediate frequency signal φIF and supplies the modulated signal to thephase detection circuit 140 andamplitude detection circuit 150. In this event, thephase detection circuit 140 is fed back with a transmission signal of the oscillator for transmitter TxVCO after downconverted by themixer 131. Thephase detection circuit 140 compares the phase of the feedback signal with that of the modulated signal to start such a control that matches the phases of the two signals with each other (step S2). Theamplitude detection circuit 150 is also applied with the modulated signal and a detection signal from thecoupler 220 through the feedback path. - Next, the flip-flop FF1 is reset by a reset signal RS, and the switch SW11 on the forward path of the amplitude loop is turned off by the output signal of the flip-flop FF1 to open the loop (step S3). In this event, when the variable gain amplifier circuit IVGA is implemented by a general differential amplifier circuit as illustrated in
FIG. 9 , the variable gain amplifier circuit IVGA is short-circuited between an inverting input terminal and a non-inverting input terminal. This is done in order to maintain a reference voltage for capacitors C2, C3 and a resistor R3 within the loop filter LPF2 on the amplitude loop and to avoid sudden fluctuations in the output of the variable gain amplifier circuit IVGA when the amplitude loop is closed. - Also, substantially simultaneously with the loop being opened, the switch SW12 is turned on to start precharging the capacitor C4 of the charge pump CGP by the precharge current source PCI (step S4). Subsequently, as the level detection circuit DCT determines that the modulated signal matches in level with the feedback signal from the amplitude loop, the level detection circuit DCT operates the flip-flop FF1 as a latch to change its output (steps S5, S6). This causes the switch SW12 to turn off to stop precharging, and the switch SW11 on the forward path to turn on to close the amplitude loop, thereby starting the amplitude control (step S7). Also, at this time, the variable gain amplifier circuit IVGA releases the differential input terminals from the short-circuited state.
- The foregoing operation is automatically executed by a
sequencer 180 by sending a transmission starting command from thebaseband LSI 300 to thehigh frequency IC 100. Then, the output control voltage VRAMP is already active before the switch SW11 is turned on to close the amplitude loop to control thepower module 200 to build up its output power to a desired level. - As described above, in this embodiment, as soon as the capacitor C4 in the amplitude loop is precharged, the output power can be ramped up in the required time condition, as shown in
FIG. 4 , thereby making it possible to build up the output power within a time mask prescribed in the EDGE scheme (the same applies to the GMSK scheme).FIG. 4 shows a time mask and an associated build-up operation when a required output level is relatively high such as 27 dBm at a location relatively far from a base station, whileFIG. 5 shows a time mask and an associated build-up operation when a required output level is relatively high such as 13 dBm at a location relatively far from a base station. When the required output level is relatively low, the output power can be built up within the prescribed time mask by delaying the start of precharge by a predetermined time, for example, 10 μsec, as shown inFIG. 5 . -
FIG. 6 illustrates a second embodiment of a precharge circuit. - The precharge circuit in the second embodiment comprises a timer TMR for controlling the precharge current source PCI in addition to the like circuit in the first embodiment. The timer TMR can be configured to measure the time in response to a clock signal supplied from the
baseband LSI 300. Also, the timer TMR may be provided integrally with other timers within thesequencer 180. The timer TMR is started simultaneously with the start of precharge at step S4 inFIG. 3 , and the precharge current source PCI is turned off, for example, after the lapse of 5 μsec. In this way, the precharge can be terminated even if no change is found in the output of the level detection circuit DTC because the feedback signal has not reached the predetermined level at that time. - Even if constants of elements constituting the precharge circuit are set by design such that the output of the level shift circuit LVS, i.e., the output control voltage (VAPC) of the
power module 200 reaches a level such as −11 dB in about 5 μsec after the start of precharge, variations due to manufacturing may cause a build-up rate of the output power to be lower than expectancy. Therefore, if the precharge takes a long time, a time significantly longer than 5 μsec, the output power of thepower module 200 cannot be build up to a power threshold within a predetermined time (28 sec) defined by the time mask. The second embodiment solves this problem. - In the embodiment of
FIG. 6 , the precharge current source PCI is controlled to be on and off by the timer TMR. Alternatively, an AND gate may be provided for taking logical AND of the output of the flip-flop FF1 (invertor INV inFIG. 6 ) and the output of the timer TMR, such that the switch SW12 is turned off by the earlier one of these outputs to terminate the precharge. However, it is preferable from a viewpoint of timing to control on and off the precharge current source PCI using the timer TMR and to turn off the switch SW12 using the output of the flip-flop FF1 (invertor INV), as is the case with the embodiment ofFIG. 6 . - More specifically, a regulated current source generally presents a slower reaction than the switch SW12, so that if the precharge were terminated by turning off the precharge current source PCI using the output of the flip-flop FF1 when the level detection circuit DTC presents a change in the output, the output power could fall within a prohibited range of the time mask due to a delay in the reaction of the current source PCI when variations due to manufacturing cause the output power to be much higher than expected. Thus, the switch SW12 is preferably turned off using the output of the flip-flop FF1 (invertor INV) as is done in the foregoing embodiment.
- On the other hand, considering that variations due to manufacturing cause the build-up rate of the output power to be lower than expected, when the precharge current source PCI is turned off using the timer TMR in such a case, as is done in the foregoing embodiment, the output power reached at the end of the precharge period is higher than the output power that the amplitude loop would reach by itself due to a delayed reaction of the precharge current source PCI. For this reason, the embodiment configured as such is advantageous in its ability to advance, even slightly, the build-up of the output power.
- The embodiments in
FIG. 6 and nextFIG. 7 show exemplary configurations of the level detection circuit DTC. The level detection circuit DTC in these embodiments comprises a first AC-DC converting means comprised of a diode D1 and a capacitor C11 for converting a signal (for example, an AC signal at 80 MHz) SREF supplied from themodulation circuit 120 for defining a reference level of −5.9 dBm to a DC signal; a second AC-DC converting means comprised of a diode D2 and a capacitor C12 for converting a feedback signal SFB from the feedback path of the amplitude loop to a DC signal; and a comparator CMP comprised of a differential amplifier for comparing the converted signals with each other. -
FIG. 7 illustrates a third embodiment of the precharge circuit. - The third embodiment applies a two-stage precharge method for precharging in stages the capacitor C4 which forms part of the charge pump CGP. Specifically, a switch SW13 is provided between a regulated voltage source CV1 (0.1 V) which provides a voltage as a reference for a shift amount (−0.6 V on the output side) in the level shift circuit LVS, and the node N1 to which the capacitor C4 is connected, such that the regulated voltage source CV1 can be utilized as a precharge power supply. In addition, the precharge current source PCI used herein supplies a smaller current value than the precharge current sources PCI in the first and second embodiments. Then, in the third embodiment, as illustrated in
FIG. 8 , the switch SW13 is first turned on within a short time T1 immediately after the output power is build up to precharge the capacitor C4 to 0.1 V by the regulated voltage source CV1. Subsequently, the switch SW12 is turned on to slowly precharge the capacitor C4 to approximately 0.4 V by the precharge current source PCI over a relatively long time T2. - In the foregoing embodiment, the switch SW12 for precharge control is turned off using the output of the level detection circuit DCT in order to prevent a delay in timing at which the precharge is terminated. Considering more strictly, there is a detection delay in the level detection circuit DCT which detects that the output power of the
power module 200 reaches −11 dBm, and a delay in the timing at which the switch SW12 is turned off using the output of the level detection circuit DCT indicative of the detection, so that the capacitor C4 is likely to be excessively precharged in the meantime. Therefore, the third embodiment employs the precharge current source PCI which supplies a relatively small current value to reduce the precharge rate. In addition, before the capacitor C4 is precharged by the precharge current source PCI, the capacitor C4 is relatively rapidly precharged up to 0.6 V so that the LVS output reaches 0.1 V, utilizing the regulated voltage source CV1 for shifting, and then is slowly precharged by the precharge current source PCI. In this way, the capacitor C4 can be prevented from the excessive precharge. - During the precharge, the variable gain amplifier circuit IVGA is short-circuited between the inverting input terminal and non-inverting input terminal, and its output is opened (by SW11 in
FIG. 7 ). Then, simultaneously with the termination of the precharge, the two input terminals are active, while the output is also active. - While the invention made by the present inventors has been specifically described in connection with several embodiments, it should be understood that the present invention is not limited to the aforementioned embodiments but may be modified in various manner without departing from the spirit and scope of the invention. For example, while the third embodiment utilizes the regulated voltage source CV1 for shifting in the level shift circuit LVS for the precharge at the first stage, a separate regulated voltage source may be provided for supplying a voltage lower than a target precharge level (for example, 0.4 V) for the amplitude loop to perform the precharge at the first stage. However, an increase in circuit scale can be prevented by utilizing the regulated voltage source CV1 for shifting as in the third embodiment.
- While the present invention has been described in connection with a dual-band system to which the present invention is applied, where the system is configured to provide for communications in accordance with two schemes, i.e., the GSM 900 scheme and DCS 1800 scheme, the present invention can be utilized as well for permitting communications which involves phase modulation in accordance with an 8-PSK modulation mode, in addition to a GMSK modulation mode, in a triple-band system which is configured to provide for communications in accordance with either the GSM scheme or DCS scheme, or in accordance with a PCS (Personal Communication System) 1900 scheme in addition to these schemes or communications using 850 MHz.
- It should be further understood by those skilled in the art that although the foregoing description has been made on embodiments of the invention, the invention is not limited thereto and various changes and modifications may be made without departing from the spirit of the invention and the scope of the appended claims.
Claims (10)
1.-12. (canceled)
13. A method of building up output power in a radio telecommunication apparatus having a phase control loop for controlling the phase of a carrier outputted from an oscillator for a transmitter, and an amplitude control loop for controlling the amplitude of a transmission output signal outputted from a power amplifier circuit, said method comprising the steps of:
starting first said phase control loop;
opening said amplitude control loop after said phase control loop is stabilized to perform a precharge for raising the control signal of the power amplifier so that the output power rises up to a power threshold;
terminating said precharge when said forward path reaches the power threshold; and
closing said amplitude control loop to build up the output power of said power amplifier circuit.
14. An apparatus for controlling a power amplifier operating on a carrier signal, the apparatus comprising a feedback path for conveying a sample of the output of the power amplifier to comparison means arranged to output an amplitude control signal related to the difference in amplitude of said sampled amplifier output and a modulation signal to be amplitude-modulated onto the carrier signal, and a forward path for conveying the amplitude control signal to an input of the power amplifier to control the power amplification, wherein the forward path includes control means which operates at start up of the power amplifier under low power conditions to remove the amplitude control signal from the input and apply a ramping voltage to the input to increase the speed with which the output of the power amplifier reaches a power threshold, at which the ramping voltage is terminated and the amplitude control signal is re-applied to the input of the power amplifier.
15. An apparatus as claimed in claim 14 , in which the forward path includes a loop filter comprising a capacitor, and in which the control means comprises a current source which is connected to the capacitor to generate said ramping voltage.
16. An apparatus as claimed in claim 14 , in which the amplitude control signal is removed from the input of the power amplifier by tri-stating a device in the forward path.
17. An apparatus as claimed in claim 14 , in which the forward path includes a variable gain amplifier, and the control means short-circuits the inputs of the variable gain amplifier to retain the reference voltage from the comparison means when the amplitude control signal is removed from the power amplifier.
18. An apparatus as claimed in claim 14 , including detector means to detect the amplitude peak signals at the inputs of the comparison means that receive said sampled amplifier output and modulation signal, respectively, the detector means being adapted to produce a control signal that disconnects the predetermined voltage signal from the power amplifier and reconnects the amplitude control signal.
19. An apparatus as claimed in claim 18 , in which the detector means produces said control signal when the sampled amplifier output equals or exceeds said modulation signal.
20. An apparatus as claimed in claim 14 , in which the control means includes a timer that operates to ensure that the ramping voltage is terminated and the amplitude control signal is re-applied to the power amplifier a predetermined maximum time after the ramping voltage is applied to the input.
21. A mobile telecommunications terminal incorporating apparatus as claimed in claim 14.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/730,584 US20070184797A1 (en) | 2002-05-31 | 2007-04-03 | Apparatus for radio telecommunication system and method of building up output power |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0212737.1 | 2002-05-31 | ||
GB0212737A GB2389255B (en) | 2002-05-31 | 2002-05-31 | Apparatus for radio telecommunication system and method of building up output power |
US10/372,919 US7209717B2 (en) | 2002-05-31 | 2003-02-26 | Apparatus for radio telecommunication system and method of building up output power |
US11/730,584 US20070184797A1 (en) | 2002-05-31 | 2007-04-03 | Apparatus for radio telecommunication system and method of building up output power |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/372,919 Division US7209717B2 (en) | 2002-05-31 | 2003-02-26 | Apparatus for radio telecommunication system and method of building up output power |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070184797A1 true US20070184797A1 (en) | 2007-08-09 |
Family
ID=9937892
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/372,919 Expired - Fee Related US7209717B2 (en) | 2002-05-31 | 2003-02-26 | Apparatus for radio telecommunication system and method of building up output power |
US11/730,584 Abandoned US20070184797A1 (en) | 2002-05-31 | 2007-04-03 | Apparatus for radio telecommunication system and method of building up output power |
US11/730,585 Expired - Fee Related US7366481B2 (en) | 2002-05-31 | 2007-04-03 | Apparatus for radio telecommunication system and method of building up output power |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/372,919 Expired - Fee Related US7209717B2 (en) | 2002-05-31 | 2003-02-26 | Apparatus for radio telecommunication system and method of building up output power |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/730,585 Expired - Fee Related US7366481B2 (en) | 2002-05-31 | 2007-04-03 | Apparatus for radio telecommunication system and method of building up output power |
Country Status (3)
Country | Link |
---|---|
US (3) | US7209717B2 (en) |
JP (1) | JP2004007441A (en) |
GB (2) | GB2389255B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050277390A1 (en) * | 2004-03-11 | 2005-12-15 | Matsushita Electric Industrial Co., Ltd. | Transmission modulation apparatus |
US20070249297A1 (en) * | 2002-05-31 | 2007-10-25 | Ryoichi Takano | Transmitter and semiconductor integrated circuit for communication |
US9948409B2 (en) * | 2016-09-20 | 2018-04-17 | Infineon Technologies Ag | Phase and amplitude signal sensing circuit for radio frequency (RF) transmitters |
CN114844477A (en) * | 2022-03-31 | 2022-08-02 | 电子科技大学 | Three-band microstrip power amplifier |
Families Citing this family (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6947721B2 (en) * | 2000-05-15 | 2005-09-20 | Texas Instruments Incorporated | Wireless communications with transceiver-integrated frequency shift control and power control |
US6804502B2 (en) | 2001-10-10 | 2004-10-12 | Peregrine Semiconductor Corporation | Switch circuit and method of switching radio frequency signals |
GB2389255B (en) * | 2002-05-31 | 2005-08-31 | Hitachi Ltd | Apparatus for radio telecommunication system and method of building up output power |
JP2004297753A (en) * | 2003-02-07 | 2004-10-21 | Nec Tokin Corp | Power circuit and communication device provided with same |
JP2006518155A (en) * | 2003-02-14 | 2006-08-03 | フォーカス エンハンスメンツ インコーポレイテッド | Frequency division multiplexing method and apparatus therefor |
GB2404506B (en) * | 2003-07-31 | 2006-02-22 | Renesas Tech Corp | Method of ramping up output level of power amplifier of radio communication system,communication semiconductor integrated circuit,& radio communication system |
US7010057B2 (en) * | 2003-09-04 | 2006-03-07 | Nokia Corporation | Dual mode multi-slot EGPRS transmitter |
JP3961498B2 (en) * | 2004-02-27 | 2007-08-22 | 松下電器産業株式会社 | High frequency circuit equipment |
US7248120B2 (en) * | 2004-06-23 | 2007-07-24 | Peregrine Semiconductor Corporation | Stacked transistor method and apparatus |
WO2006002347A1 (en) * | 2004-06-23 | 2006-01-05 | Peregrine Semiconductor Corporation | Integrated rf front end |
GB2416437B (en) * | 2004-07-19 | 2007-12-27 | Renesas Tech Corp | A communication semiconductor integrated circuit device and a wireless communication system |
GB2417626B (en) * | 2004-08-26 | 2007-12-27 | Renesas Tech Corp | Transmitter and radio communication terminal using the same |
US7983632B2 (en) * | 2004-09-24 | 2011-07-19 | Broadcom Corporation | Feedback control loop for amplitude modulation in a polar transmitter with a translational loop |
JP4690835B2 (en) * | 2004-12-21 | 2011-06-01 | ルネサスエレクトロニクス株式会社 | Transmitter and mobile communication terminal using the same |
US7373168B1 (en) * | 2005-01-12 | 2008-05-13 | The Aerospace Corporation | Power controlled fading communication channel system |
US7148749B2 (en) * | 2005-01-31 | 2006-12-12 | Freescale Semiconductor, Inc. | Closed loop power control with high dynamic range |
JP4406378B2 (en) * | 2005-02-23 | 2010-01-27 | 株式会社ルネサステクノロジ | Transmitter and mobile communication terminal using the same |
JP4488309B2 (en) * | 2005-02-28 | 2010-06-23 | 株式会社ルネサステクノロジ | Electronic components for high frequency power amplification |
US7474878B1 (en) * | 2005-03-02 | 2009-01-06 | Rf Micro Devices, Inc. | Closed loop polar modulation system with open loop option at low power levels |
GB2424133B (en) | 2005-03-09 | 2008-07-30 | Renesas Tech Corp | Communication semiconductor integrated circuit, communication electronic component and wireless communication system |
EP1883992A2 (en) * | 2005-04-28 | 2008-02-06 | Pulsewave RF, Inc. | Radio frequency power amplifier and method using a plurality of feedback systems |
USRE48965E1 (en) | 2005-07-11 | 2022-03-08 | Psemi Corporation | Method and apparatus improving gate oxide reliability by controlling accumulated charge |
US7890891B2 (en) | 2005-07-11 | 2011-02-15 | Peregrine Semiconductor Corporation | Method and apparatus improving gate oxide reliability by controlling accumulated charge |
US20080076371A1 (en) | 2005-07-11 | 2008-03-27 | Alexander Dribinsky | Circuit and method for controlling charge injection in radio frequency switches |
US7910993B2 (en) | 2005-07-11 | 2011-03-22 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFET's using an accumulated charge sink |
US9653601B2 (en) | 2005-07-11 | 2017-05-16 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction |
CN101292420B (en) | 2005-10-21 | 2011-04-27 | Nxp股份有限公司 | Polar modulation apparatus and method using FM modulation |
US7483680B2 (en) * | 2005-12-20 | 2009-01-27 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and apparatus for modulation path delay mismatch compensation in a polar modulation transmitter |
US7742543B2 (en) * | 2006-01-13 | 2010-06-22 | Panasonic Corporation | Transmission circuit by polar modulation system and communication apparatus using the same |
US8160492B2 (en) * | 2006-03-31 | 2012-04-17 | National Institute Of Information And Communications Technology | Wireless network system |
US7570928B2 (en) * | 2006-08-04 | 2009-08-04 | Axiom Microdevices, Inc. | System and method for low delay corrective feedback power amplifier control |
US7974596B2 (en) * | 2006-09-22 | 2011-07-05 | Silicon Laboratories Inc. | Power control scheme for a power amplifier |
US7978773B2 (en) * | 2006-12-29 | 2011-07-12 | Agere Systems Inc. | Multi-channel receiver with improved AGC |
US8284822B2 (en) * | 2007-02-27 | 2012-10-09 | Broadcom Corporation | Method and system for utilizing direct digital frequency synthesis to process signals in multi-band applications |
US7826550B2 (en) * | 2007-02-28 | 2010-11-02 | Broadcom Corp. | Method and system for a high-precision frequency generator using a direct digital frequency synthesizer for transmitters and receivers |
US20080205550A1 (en) * | 2007-02-28 | 2008-08-28 | Ahmadreza Rofougaran | Method and System for Using a Phase Locked Loop for Upconversion in a Wideband Polar Transmitter |
US20080205545A1 (en) * | 2007-02-28 | 2008-08-28 | Ahmadreza Rofougaran | Method and System for Using a Phase Locked Loop for Upconversion in a Wideband Crystalless Polar Transmitter |
US8116387B2 (en) * | 2007-03-01 | 2012-02-14 | Broadcom Corporation | Method and system for a digital polar transmitter |
US7960772B2 (en) | 2007-04-26 | 2011-06-14 | Peregrine Semiconductor Corporation | Tuning capacitance to enhance FET stack voltage withstand |
JP4921235B2 (en) * | 2007-04-27 | 2012-04-25 | ルネサスエレクトロニクス株式会社 | Transmitter, RF transmission signal processing circuit for use therein, and method of operating transmitter |
US7890067B2 (en) * | 2007-05-10 | 2011-02-15 | Pine Valley Investments, Inc. | Linear RF amplifier with polar feedback |
US8340598B2 (en) * | 2007-05-17 | 2012-12-25 | Qualcomm Atheros, Inc. | Dual mode power amplifier |
US7783269B2 (en) * | 2007-09-20 | 2010-08-24 | Quantance, Inc. | Power amplifier controller with polar transmitter |
JP5099493B2 (en) | 2007-09-28 | 2012-12-19 | 独立行政法人情報通信研究機構 | Wireless communication network system |
JP4867891B2 (en) * | 2007-10-31 | 2012-02-01 | アイコム株式会社 | AM transmitter and modulation method thereof |
EP3958468B1 (en) | 2008-02-28 | 2024-01-31 | pSemi Corporation | Method and apparatus for use in digitally tuning a capacitor in an integrated circuit device |
JP5169595B2 (en) * | 2008-08-01 | 2013-03-27 | 富士通株式会社 | Transmission power control device, transmission power control method, transmission power control program, and transmission power control circuit |
JP5364921B2 (en) * | 2008-10-08 | 2013-12-11 | 独立行政法人情報通信研究機構 | Pulse radio communication device |
US8249531B2 (en) * | 2008-10-31 | 2012-08-21 | Apple, Inc. | Transmit power measurement and control methods and apparatus |
EP2244379A1 (en) * | 2009-04-23 | 2010-10-27 | Alcatel Lucent | Method for preventing impacts by a power detector on a signal path of an RF circuit, device, power amplifier system, and network element thereof |
US8422968B2 (en) * | 2009-06-03 | 2013-04-16 | Apple Inc. | Wireless electronic device with open-loop and closed-loop output power control |
US8487706B2 (en) * | 2010-01-25 | 2013-07-16 | Peregrine Semiconductor Corporation | Stacked linear power amplifier with capacitor feedback and resistor isolation |
CN103098367A (en) * | 2010-07-05 | 2013-05-08 | Dsp集团有限公司 | Apparatus and method for amplifying a signal from a transmitter |
KR20120048955A (en) * | 2010-11-08 | 2012-05-16 | 한국전자통신연구원 | Method for measuring of time delay in envelope elimination and restoration linear transmitter, and apparatus thereof |
US8471629B2 (en) | 2011-06-30 | 2013-06-25 | Silicon Laboratories Inc | Providing automatic power control for a power amplifier |
JP5283746B2 (en) * | 2011-12-21 | 2013-09-04 | ルネサスエレクトロニクス株式会社 | Transmitter and RF transmission signal processing circuit for use therein |
JP6166022B2 (en) * | 2012-07-09 | 2017-07-19 | 日本無線株式会社 | Automatic power control device |
US20150236798A1 (en) | 2013-03-14 | 2015-08-20 | Peregrine Semiconductor Corporation | Methods for Increasing RF Throughput Via Usage of Tunable Filters |
JP5932689B2 (en) * | 2013-03-15 | 2016-06-08 | パナソニック株式会社 | Transmitter |
US9837965B1 (en) | 2016-09-16 | 2017-12-05 | Peregrine Semiconductor Corporation | Standby voltage condition for fast RF amplifier bias recovery |
US9960737B1 (en) | 2017-03-06 | 2018-05-01 | Psemi Corporation | Stacked PA power control |
US10276371B2 (en) | 2017-05-19 | 2019-04-30 | Psemi Corporation | Managed substrate effects for stabilized SOI FETs |
US10778157B2 (en) * | 2018-12-12 | 2020-09-15 | Berex, Inc. | RF power amplifier circuits for constant radiated power and enhanced antenna mismatch sensitivity |
Family Cites Families (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SU756603A1 (en) | 1978-05-26 | 1980-08-15 | Novosibirsky Elektrotech Inst | Balanced modulator |
FR2539261B1 (en) | 1983-01-07 | 1989-07-13 | Telecommunications Sa | TRANSMITTER FOR MULTI-STATE DIGITAL HERTZIAN BEAMS |
US4546331A (en) * | 1984-02-21 | 1985-10-08 | Hewlett-Packard Company | Frequency modulation in a phase-locked loop |
JPH063845B2 (en) | 1988-04-26 | 1994-01-12 | 日本無線株式会社 | Wideband PLL synthesizer modulation system |
US5101506A (en) | 1989-03-06 | 1992-03-31 | United States Of America, As Represented By The Secretary Of Commerce | Frequency calibration standard using a wide band phase modulator |
GB2237157A (en) | 1989-10-20 | 1991-04-24 | Marconi Instruments Ltd | Control of frequency modulators |
JPH03209994A (en) | 1990-01-12 | 1991-09-12 | Toshiba Corp | Subcarrier processing circuit |
EP0452609B1 (en) | 1990-04-19 | 1996-01-10 | Austria Mikro Systeme International Aktiengesellschaft | High resolution monolithic integrated analog-digital converter |
US5091706A (en) | 1990-05-24 | 1992-02-25 | Emhiser Research Limited | Phase locked loop with D.C. modulation and use in receiver |
JP2800500B2 (en) * | 1991-10-01 | 1998-09-21 | 松下電器産業株式会社 | Burst transmission output control circuit |
JPH04372246A (en) | 1991-06-20 | 1992-12-25 | Anritsu Corp | Vector modulation wave signal generator |
JPH05152851A (en) * | 1991-11-26 | 1993-06-18 | Nec Corp | Vector synthesis phase modulator |
US5430416A (en) * | 1994-02-23 | 1995-07-04 | Motorola | Power amplifier having nested amplitude modulation controller and phase modulation controller |
JP2967699B2 (en) | 1995-03-06 | 1999-10-25 | 日本電気株式会社 | Transmission device |
DE19602573A1 (en) | 1996-01-25 | 1997-08-07 | Grundig Ag | Tuner for receiving digital signals |
JP3338748B2 (en) | 1996-01-30 | 2002-10-28 | 日本電気株式会社 | PLL frequency synthesizer |
US5721757A (en) | 1996-03-20 | 1998-02-24 | Lucent Technologies Inc. | Automatic gain control loop |
US5802450A (en) * | 1996-04-19 | 1998-09-01 | Ericsson Inc. | Transmit sequencing |
GB2320629B (en) | 1996-12-23 | 2001-04-25 | Nokia Mobile Phones Ltd | A radio transmitter and phase locked loop therefor |
US5910753A (en) | 1997-09-19 | 1999-06-08 | Northern Telecom Limited | Direct digital phase synthesis |
US5886573A (en) | 1998-03-06 | 1999-03-23 | Fujant, Inc. | Amplification using amplitude reconstruction of amplitude and/or angle modulated carrier |
FR2787259B1 (en) * | 1998-06-05 | 2004-07-09 | Siemens Ag | PHASE LOCKED LOOP FOR HIGH FREQUENCY SIGNALS |
JPH11355139A (en) | 1998-06-10 | 1999-12-24 | Kyocera Corp | Frequency synthesizer |
JP4056145B2 (en) | 1998-09-17 | 2008-03-05 | 株式会社ルネサステクノロジ | PLL circuit and wireless communication terminal device using the same |
US6043707A (en) * | 1999-01-07 | 2000-03-28 | Motorola, Inc. | Method and apparatus for operating a radio-frequency power amplifier as a variable-class linear amplifier |
JP2000244341A (en) | 1999-02-23 | 2000-09-08 | Matsushita Electric Ind Co Ltd | Saturation preventing circuit in cartesian feedback circuit |
JP2000286915A (en) * | 1999-03-31 | 2000-10-13 | Toshiba Corp | Signal modulation circuit and method |
DE19958206C2 (en) | 1999-12-02 | 2002-03-28 | Infineon Technologies Ag | transmitting device |
US6792282B1 (en) * | 2000-09-21 | 2004-09-14 | Skyworks Solutions, Inc. | Multiple step switched translation loop for power amplifier feedback control |
JP4061193B2 (en) * | 2000-10-31 | 2008-03-12 | テレフオンアクチーボラゲット エル エム エリクソン(パブル) | IQ modulation system and method using separate phase path and signal path |
DE10056472A1 (en) * | 2000-11-15 | 2002-05-29 | Infineon Technologies Ag | Polar loop transmission circuit has oscillator producing HF signal depending on phase comparison, amplitude modulator, feedback path, amplifier between amplitude modulator, mixer |
GB2369941A (en) * | 2000-12-09 | 2002-06-12 | Roke Manor Research | A polar loop amplifier arrangement with variable gain in a feedback loop |
GB2370169A (en) * | 2000-12-15 | 2002-06-19 | Nokia Mobile Phones Ltd | Radio transmitter circuits |
GB0030693D0 (en) * | 2000-12-15 | 2001-01-31 | Nokia Mobile Phones Ltd | Amplifier circuit radio transmitter method and use |
US20020140511A1 (en) * | 2001-03-30 | 2002-10-03 | Markus Myers | Current sense automatic level control system with pre-bias |
US7088968B2 (en) * | 2001-12-12 | 2006-08-08 | Intel Corporation | Method and polar-loop transmitter with origin offset for zero-crossing signals |
GB2389253B (en) * | 2002-05-31 | 2005-09-21 | Hitachi Ltd | Transmitter and semiconductor integrated circuit for communication |
GB2389251B (en) * | 2002-05-31 | 2005-09-07 | Hitachi Ltd | A communication semiconductor integrated circuit, a wireless communication apparatus, and a loop gain calibration method |
GB2389256B (en) * | 2002-05-31 | 2005-12-21 | Hitachi Ltd | Semiconductor integrated circuit device for communication radio-communications apparatus and transmission starting method |
GB2389255B (en) * | 2002-05-31 | 2005-08-31 | Hitachi Ltd | Apparatus for radio telecommunication system and method of building up output power |
US6924711B2 (en) * | 2002-06-07 | 2005-08-02 | Utstarcom, Inc. | Multimode modulator employing a phase lock loop for wireless communications |
GB2404506B (en) * | 2003-07-31 | 2006-02-22 | Renesas Tech Corp | Method of ramping up output level of power amplifier of radio communication system,communication semiconductor integrated circuit,& radio communication system |
US6952567B2 (en) * | 2003-09-26 | 2005-10-04 | Skyworks Solutions, Inc. | Envelope error extraction in IF/RF feedback loops |
-
2002
- 2002-05-31 GB GB0212737A patent/GB2389255B/en not_active Expired - Fee Related
- 2002-05-31 GB GB0513080A patent/GB2412513B/en not_active Expired - Fee Related
-
2003
- 2003-02-26 US US10/372,919 patent/US7209717B2/en not_active Expired - Fee Related
- 2003-02-28 JP JP2003052444A patent/JP2004007441A/en active Pending
-
2007
- 2007-04-03 US US11/730,584 patent/US20070184797A1/en not_active Abandoned
- 2007-04-03 US US11/730,585 patent/US7366481B2/en not_active Expired - Fee Related
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070249297A1 (en) * | 2002-05-31 | 2007-10-25 | Ryoichi Takano | Transmitter and semiconductor integrated circuit for communication |
US7433653B2 (en) * | 2002-05-31 | 2008-10-07 | Renesas Technology Corp. | Transmitter and semiconductor integrated circuit for communication |
US20050277390A1 (en) * | 2004-03-11 | 2005-12-15 | Matsushita Electric Industrial Co., Ltd. | Transmission modulation apparatus |
US7336934B2 (en) * | 2004-03-11 | 2008-02-26 | Matsushita Electric Industrial Co., Ltd. | Transmission modulation apparatus |
US9948409B2 (en) * | 2016-09-20 | 2018-04-17 | Infineon Technologies Ag | Phase and amplitude signal sensing circuit for radio frequency (RF) transmitters |
US10305610B2 (en) | 2016-09-20 | 2019-05-28 | Infineon Technologies Ag | Phase and amplitude signal sensing circuit for radio frequency (RF) transmitters |
CN114844477A (en) * | 2022-03-31 | 2022-08-02 | 电子科技大学 | Three-band microstrip power amplifier |
Also Published As
Publication number | Publication date |
---|---|
US7209717B2 (en) | 2007-04-24 |
GB2389255A (en) | 2003-12-03 |
GB0513080D0 (en) | 2005-08-03 |
GB2412513A (en) | 2005-09-28 |
GB2412513B (en) | 2006-03-08 |
US20070238424A1 (en) | 2007-10-11 |
US7366481B2 (en) | 2008-04-29 |
GB0212737D0 (en) | 2002-07-10 |
US20030224743A1 (en) | 2003-12-04 |
JP2004007441A (en) | 2004-01-08 |
GB2389255B (en) | 2005-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7209717B2 (en) | Apparatus for radio telecommunication system and method of building up output power | |
US7480345B2 (en) | Semiconductor integrated circuit for communication, radio-communication apparatus, and transmission starting method | |
US7324787B2 (en) | Method of ramping up output level of power amplifier of radio communication system, communication semiconductor integrated circuit, and radio communication system | |
US7248842B2 (en) | Wireless communication apparatus having a phase control loop shared by first and second modulation modes and an amplitude control loop | |
US6853836B2 (en) | Polar loop transmission circuit | |
US7352244B2 (en) | Electronics parts for high frequency power amplifier | |
JP3711109B2 (en) | Continuous closed-loop power control system including injection of modulation into the power amplifier of a radiotelephone | |
US7463876B2 (en) | Communication semiconductor integrated circuit, communication electronic component and wireless communication system | |
US20050266809A1 (en) | Controlling transmission mode on basis of power in preceding time slot | |
US6950636B2 (en) | Power amplifier control driver having over-current protection and linear control | |
KR20110091522A (en) | Power amplifier saturation detection | |
US7444123B2 (en) | Transmitter and mobile communication terminal using the same | |
JPH06244767A (en) | Automatic power amplifier control circuit | |
EP1480402A1 (en) | Automatic power control circuitry for a QAM transmitter unit of a wireless communication device | |
US20060135093A1 (en) | Transmitter and mobile communication terminal using the same | |
US6982594B2 (en) | System for developing a secondary control signal in a power amplifier control loop | |
US20090080503A1 (en) | Apparatus and method for controlling an operation of an apparatus | |
JPH11308283A (en) | Ask communication equipment | |
JP2002232318A (en) | Local oscillation circuit | |
JPH06197028A (en) | Radio transmitter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |