US20070158858A1 - Inter-stacking module system - Google Patents
Inter-stacking module system Download PDFInfo
- Publication number
- US20070158858A1 US20070158858A1 US11/330,930 US33093006A US2007158858A1 US 20070158858 A1 US20070158858 A1 US 20070158858A1 US 33093006 A US33093006 A US 33093006A US 2007158858 A1 US2007158858 A1 US 2007158858A1
- Authority
- US
- United States
- Prior art keywords
- inter
- stacking module
- substrate
- integrated circuit
- stacking
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Definitions
- the present invention relates generally to integrated circuit package systems, and more particularly to a system for package in package devices having inter-stacking modules.
- a processor chip for a cell phone will include the processor, ROM, RAM and peripheral devices for power management and I/O.
- processor read only memory
- ROM read only memory
- RAM random access memory
- peripheral devices for power management and I/O.
- Each of these functions has its own state of the art technology or manufacturing “sweet spot”. The result is several different technology nodes might be assembled in a single package.
- the interconnect can be through flip chip attach, wire bond or other internal substrates. Many of these devices are very complex. They deliver a complete function in a single integrated circuit footprint, significantly simplifying the printed circuit board design. As the bounds of innovation were pushed and more elaborate package stacks were attempted, manufacturing and reliability issues came to the fore. In some cases the yield issues made the packages too difficult to bring to full production.
- the present invention provides an inter-stacking module system comprising mounting an integrated circuit on a first substrate, the first substrate having a first bond pad, mounting an inter-stacking module substrate over the integrated circuit, forming an inter-stacking module bonding pad on the inter-stacking module substrate, and connecting bond wires between the inter-stacking module bonding pad and the first bond pad.
- FIG. 1 is a cross-sectional view of an inter-stacking module system in an embodiment of the present invention
- FIG. 2 is a cross-sectional view of the inter-stacking module system of FIG. 1 , in a heat block wire bonding phase;
- FIG. 3 is a cross-sectional view of the inter-stacking module system of FIG. 1 , in a preheat for molding phase;
- FIG. 4 is a top view of the inter-stacking module system as shown in FIG. 3 ;
- FIG. 5 is a flow chart of a system for inter-stacking module system in an embodiment of the present invention.
- horizontal as used herein is defined as a plane parallel to the conventional plane or surface of the integrated circuit surface, regardless of its orientation.
- vertical refers to a direction perpendicular to the horizontal as just defined. Terms, such as “on”, “above”, “below”, “bottom”, “top”, “side” (as in “sidewall”), “higher”, “lower”, “upper”, “over”, and “under”, are defined with respect to the horizontal plane.
- processing includes deposition of material or photoresist, patterning, exposure, development, etching, cleaning, and/or removal of the material or photoresist as required in forming a described structure.
- FIG. 1 therein is shown a cross-sectional view of an inter-stacking module system 100 in an embodiment of the present invention.
- the cross-sectional view of the inter-stacking module system 100 includes a first substrate 102 , having a first top side 104 and a first bottom side 106 , a die attach material 108 , a first integrated circuit 110 , mounted on the first top side 104 of the first substrate 102 , a second integrated circuit 112 , attached above the first integrated circuit 110 and an integrated circuit spacer 114 .
- the cross-sectional view also shows a stacking module spacer 116 , an inter-stacking module substrate 118 , having a module substrate top 120 and a module substrate bottom 122 , a module integrated circuit 124 , mounted on the module substrate top 120 with an inter-stacking module bonding pad 126 attached to the module substrate bottom 122 .
- a first molding compound 128 encases the module integrated circuit 124 and the module substrate top 120 .
- Bond wires 130 attach the inter-stacking module bonding pad 126 to the first top side 104 of the first substrate 102 .
- a second molding compound 132 forms the package in package device body and electrical interconnects 134 , such as solder balls, attach to the first bottom side 106 of the first substrate 102 .
- the first integrated circuit 110 attaches to the first substrate 102 with the die attach material 108 .
- the die attach process includes placing the first substrate 102 and the first integrated circuit 110 in an oven (not shown) to cure the die attach material 108 .
- the bond wires 130 electrically connect the first die to the first top side 104 of the first substrate 102 .
- the second integrated circuit 112 and the integrated circuit spacer 114 attach on the first integrated circuit 110 with the die attach material 108 .
- the substrate assembly is put back in the oven (not shown) for a second integrated circuit attach curing process.
- the second integrated circuit 112 electrically connects to the first top side 104 of the first substrate 102 using the bond wires 130 .
- the stacking module spacer 116 attaches to the second integrated circuit 112 and the integrated circuit spacer 114 .
- a stacking module 136 consists of the inter-stacking module substrate 118 , including the inter-stacking module bonding pad 126 , the module integrated circuit 124 , the bond wires 130 and the first molding compound 128 , attached to the stacking module spacer 116 .
- the bond wires 130 electrically connect the inter-stacking module bonding pad 126 to the first top side 104 of the first substrate 102 .
- the bond wires 130 are further at the outer edge of the inter-stacking module bonding pad 126 , which is at the outer edge of the inter-stacking module substrate 118 without any of the material of the inter-stacking module substrate 118 intervening.
- the second molding compound 132 encases the stacking module 136 , the first integrated circuit 110 , the second integrated circuit 112 , the integrated circuit spacer 114 , the stacking module spacer 116 , the bond wires 130 and the first top side 104 of the first substrate 102 .
- the electrical interconnects 134 such as solder balls, solder columns, stud bumps or pins, form the interface to the next level system (not shown).
- FIG. 2 therein is shown a cross-sectional view of the inter-stacking module system 100 , in a heat block wire bonding phase.
- the cross-sectional view shows the first substrate 102 and the first integrated circuit 110 having a warped condition due to the elevated temperature in the heat block wire bonding phase of manufacture.
- the second integrated circuit 112 and the integrated circuit spacer 114 are shifted in position due to the mechanical stress caused by the heat block wire bonding process applied to the inter-stacking module bonding pad 126 . This shifting of position causes stress on the bond wires 130 .
- the inter-stacking module bonding pad 126 reduces the stress exerted on the bond wires 130 , because there is no solder mask at the edge of the inter-stacking module substrate 118 .
- FIG. 3 therein is shown a cross-sectional view of the inter-stacking module system 100 , in a pre-heat for molding phase.
- the cross-sectional view shows the first substrate 102 , the first integrated circuit 110 , the second integrated circuit 112 , the integrated circuit spacer 114 , in a non-warped position.
- the inter-stacking module system 100 is in a pre-heat molding phase in preparation for encapsulating with the second molding compound 132 of FIG. 1 .
- the second molding compound 132 of FIG. 1 holds the first substrate 102 , the first integrated circuit 110 , the second integrated circuit 112 , the integrated circuit spacer 114 and the bond wires 130 in place and mitigates warpage.
- the bond wires 130 that have been stressed or cracked by the heat block wire bonding phase, of FIG. 3 usually separate from their connections under the force of injecting the second molding compound 132 .
- the pre-heat molding phase is intended to relax the stresses imparted by other phases of manufacture. The temperature of the individual components will rapidly increase when the second molding compound 132 is injected around them. Without the pre-heat phase, the additional stress of rapidly elevating temperature would further damage and warp the inter-stacking module system 100 .
- FIG. 4 therein is shown a top view of the inter-stacking module system 100 .
- the top view shows the first substrate 102 , the inter-stacking module substrate 118 , the inter-stacking module bonding pad 126 , the bond wires 130 and a first bond pad 402 .
- a number of instances of the first bond pad 402 are aligned in a row, on the first substrate 102 , parallel to a number of instances of the inter-stacking module bonding pad 126 aligned in a row, on the inter-stacking module substrate 118 .
- the bond wires 130 are separated by a predetermined distance that prevents them from contacting each other in the injection of the second molding compound 132 .
- the bond wires 130 form an arc, as shown in FIG. 3 .
- the intent of the arc is to allow the additional length of the bond wires 130 to move during the manufacturing processes without asserting undue pressure on the first bond pad 402 or the inter-stacking module bonding pad 126 .
- the removal of obstacles, such as solder mask, at the edge of the inter-stacking module substrate 118 enables the use of shorter lengths of the bond wires 130 .
- the shorter lengths of the bond wires 130 can reduce manufacturing defects by removing the excess wire that could short together and ease manufacturing costs.
- the placement of the inter-stacking module substrate 118 relative to the first substrate 102 allows the bond wires 130 to maintain a predetermined wire length for the arc, but not an excessive amount. Excessive length of the bond wires 130 may lead to short circuits as the individual instances of the bond wires 130 can contact each other.
- the placement of the individual instances of the inter-stacking module bonding pad 126 are at a predetermined distance to assure the bond wires 130 do not contact each other.
- the individual instances of the first bond pad 402 are at a predetermined distance from each other to assure the bond wires 130 do not make contact.
- the predetermined distance of the first bond pad 402 on the first substrate 102 is spaced at a greater distance than the spacing of the inter-stacking module bonding pad 126 on the inter-stacking module substrate 118 .
- the greater distance of the individual instances of the first bond pad 402 is required to assure the individual arcs of the bond wires 130 do not make contact with the injection of the second molding compound 132 .
- Some care must be taken to assure that an angle formed between the individual instances of the inter-stacking module bonding pad 126 and the corresponding individual instance of the first bond pad 402 does not exceed a predetermined maximum angle that the wire bonding machine (not shown) can produce. If the angle exceeds the predetermined maximum angle, the manufacturing process can be slowed in order to reposition the device in the wire bonding machine (not shown).
- the system 500 includes providing mounting an integrated circuit on a first substrate, the first substrate having a first bond pad in a block 502 ; mounting an inter-stacking module substrate over the integrated circuit in a block 504 ; forming an inter-stacking module bonding pad on the inter-stacking module substrate in a block 506 ; and connecting bond wires between the inter-stacking module bonding pad and the first bond pad in a block 508 .
- a method to fabricate the inter-stacking module system 100 is performed as follows:
- inter-stacking module system provides a low cost manufacturing solution by reducing the stress on bond wire connections during the manufacturing process, simplifying some manufacturing equipment design, alleviates the need for some stringent processes to lower cost processes, and eliminates other causes that may result in potential yield issues.
- An aspect is that the present invention reduces the stress on bond wire connections, by removing the solder mask material at the edge of the inter-stacking module substrate. This change utilizes existing manufacturing equipments and processes and represents an elegant solution to a vexing yield problem in the package in package product environment.
- Another aspect of the present invention is that the bond wires connecting the inter-stacking module substrate to the first substrate are shorter than they were in the past. This represents a cost savings over the millions of packages that are produced each year.
- Yet another important aspect of the present invention is that it valuably supports and services the historical trend of reducing costs, simplifying systems, and increasing performance.
- inter-stacking module system method and apparatus of the present invention furnish important and heretofore unknown and unavailable solutions, capabilities, and functional aspects for wire bonding stacked modules in the package in package environment.
- the resulting processes and configurations are straightforward, cost-effective, uncomplicated, highly versatile and effective, can be implemented by adapting known technologies, and are thus readily suited for efficiently and economically manufacturing package in package devices.
Abstract
Description
- The present invention relates generally to integrated circuit package systems, and more particularly to a system for package in package devices having inter-stacking modules.
- In today's multi-function world, ever smaller integrated circuit packages are packed with feature delivering semiconductor devices. For instance a processor chip for a cell phone will include the processor, ROM, RAM and peripheral devices for power management and I/O. Each of these functions has its own state of the art technology or manufacturing “sweet spot”. The result is several different technology nodes might be assembled in a single package.
- The initial driver of such a packaging technology was computer memory. As the state of the art improved and reliability of multi-die packages improved, other functions started to be drawn into the packaging revolution. All manner of functions were joined in a single package. At first manufacturers tried to maintain the same technology types in a single package. As these packages were successful and the demand for additional functions reached a crescendo, companies started mixing different technology nodes in the same package. An analog bipolar die could be packaged with a CMOS microprocessor, or a 0.13 μm communication switch could be packaged with a 0.25 μm oscillator circuit.
- The success of the mixed technology packages opened the industry to innovative packaging schemes that stack or parallel multiple chips and sometime include embedding other packaged devices in the larger package. In these approaches, the interconnect can be through flip chip attach, wire bond or other internal substrates. Many of these devices are very complex. They deliver a complete function in a single integrated circuit footprint, significantly simplifying the printed circuit board design. As the bounds of innovation were pushed and more elaborate package stacks were attempted, manufacturing and reliability issues came to the fore. In some cases the yield issues made the packages too difficult to bring to full production.
- Many of the reliability issues are a result of component movement during the many thermal transitions of the assembly process. As substrates and integrated circuit die are heated for attach processes and wire bonding, they have a tendency to warp and flex from their resting position. Bond wires can interfere with the solder mask on the edge of a buried substrate in the module. The result can be broken connections or reduced pull strength on the bond wires. Both of these effects result in an inoperative device or one with reliability problems.
- Thus, a need still remains for an assembly process and apparatus that will allow reliable interconnects to the buried stacking module. In view of the increasing demand for multiple integrated circuit packages, it is increasingly critical that answers be found to these problems. In view of the ever-increasing need to save costs and improve efficiencies, it is more and more critical that answers be found to these problems.
- Solutions to these problems have been long sought but prior developments have not taught or suggested any solutions and, thus, solutions to these problems have long eluded those skilled in the art.
- The present invention provides an inter-stacking module system comprising mounting an integrated circuit on a first substrate, the first substrate having a first bond pad, mounting an inter-stacking module substrate over the integrated circuit, forming an inter-stacking module bonding pad on the inter-stacking module substrate, and connecting bond wires between the inter-stacking module bonding pad and the first bond pad.
- Certain embodiments of the invention have other aspects in addition to or in place of those mentioned or obvious from the above. The aspects will become apparent to those skilled in the art from a reading of the following detailed description when taken with reference to the accompanying drawings.
-
FIG. 1 is a cross-sectional view of an inter-stacking module system in an embodiment of the present invention; -
FIG. 2 is a cross-sectional view of the inter-stacking module system ofFIG. 1 , in a heat block wire bonding phase; -
FIG. 3 is a cross-sectional view of the inter-stacking module system ofFIG. 1 , in a preheat for molding phase; -
FIG. 4 is a top view of the inter-stacking module system as shown inFIG. 3 ; and -
FIG. 5 is a flow chart of a system for inter-stacking module system in an embodiment of the present invention. - In the following description, numerous specific details are given to provide a thorough understanding of the invention. However, it will be apparent that the invention may be practiced without these specific details. In order to avoid obscuring the present invention, some well-known system configurations, and process steps are not disclosed in detail. Likewise, the drawings showing embodiments of the apparatus are semi-diagrammatic and not to scale and, particularly, some of the dimensions are for the clarity of presentation and are shown greatly exaggerated in the drawing FIGs. The same numbers are used in all the drawing FIGs. to relate to the same elements.
- The term “horizontal” as used herein is defined as a plane parallel to the conventional plane or surface of the integrated circuit surface, regardless of its orientation. The term “vertical” refers to a direction perpendicular to the horizontal as just defined. Terms, such as “on”, “above”, “below”, “bottom”, “top”, “side” (as in “sidewall”), “higher”, “lower”, “upper”, “over”, and “under”, are defined with respect to the horizontal plane.
- The term “processing” as used herein includes deposition of material or photoresist, patterning, exposure, development, etching, cleaning, and/or removal of the material or photoresist as required in forming a described structure.
- Referring now to
FIG. 1 , therein is shown a cross-sectional view of aninter-stacking module system 100 in an embodiment of the present invention. The cross-sectional view of theinter-stacking module system 100 includes afirst substrate 102, having a firsttop side 104 and afirst bottom side 106, adie attach material 108, a firstintegrated circuit 110, mounted on the firsttop side 104 of thefirst substrate 102, a secondintegrated circuit 112, attached above the firstintegrated circuit 110 and anintegrated circuit spacer 114. The cross-sectional view also shows astacking module spacer 116, aninter-stacking module substrate 118, having amodule substrate top 120 and amodule substrate bottom 122, a module integratedcircuit 124, mounted on themodule substrate top 120 with an inter-stackingmodule bonding pad 126 attached to themodule substrate bottom 122. - A
first molding compound 128 encases the module integratedcircuit 124 and themodule substrate top 120.Bond wires 130 attach the inter-stackingmodule bonding pad 126 to the firsttop side 104 of thefirst substrate 102. Asecond molding compound 132 forms the package in package device body andelectrical interconnects 134, such as solder balls, attach to thefirst bottom side 106 of thefirst substrate 102. - The first
integrated circuit 110 attaches to thefirst substrate 102 with thedie attach material 108. The die attach process includes placing thefirst substrate 102 and the first integratedcircuit 110 in an oven (not shown) to cure thedie attach material 108. Thebond wires 130 electrically connect the first die to the firsttop side 104 of thefirst substrate 102. The secondintegrated circuit 112 and theintegrated circuit spacer 114 attach on the firstintegrated circuit 110 with thedie attach material 108. The substrate assembly is put back in the oven (not shown) for a second integrated circuit attach curing process. The second integratedcircuit 112 electrically connects to the firsttop side 104 of thefirst substrate 102 using thebond wires 130. - The
stacking module spacer 116 attaches to the secondintegrated circuit 112 and theintegrated circuit spacer 114. A stacking module 136 consists of theinter-stacking module substrate 118, including the inter-stackingmodule bonding pad 126, the module integratedcircuit 124, thebond wires 130 and thefirst molding compound 128, attached to thestacking module spacer 116. Thebond wires 130 electrically connect the inter-stackingmodule bonding pad 126 to the firsttop side 104 of thefirst substrate 102. - The
bond wires 130 are further at the outer edge of the inter-stackingmodule bonding pad 126, which is at the outer edge of theinter-stacking module substrate 118 without any of the material of theinter-stacking module substrate 118 intervening. - The
second molding compound 132 encases the stacking module 136, the firstintegrated circuit 110, the secondintegrated circuit 112, theintegrated circuit spacer 114, thestacking module spacer 116, thebond wires 130 and the firsttop side 104 of thefirst substrate 102. Theelectrical interconnects 134, such as solder balls, solder columns, stud bumps or pins, form the interface to the next level system (not shown). - Referring now to
FIG. 2 , therein is shown a cross-sectional view of theinter-stacking module system 100, in a heat block wire bonding phase. The cross-sectional view shows thefirst substrate 102 and the firstintegrated circuit 110 having a warped condition due to the elevated temperature in the heat block wire bonding phase of manufacture. The secondintegrated circuit 112 and theintegrated circuit spacer 114 are shifted in position due to the mechanical stress caused by the heat block wire bonding process applied to the inter-stackingmodule bonding pad 126. This shifting of position causes stress on thebond wires 130. The inter-stackingmodule bonding pad 126 reduces the stress exerted on thebond wires 130, because there is no solder mask at the edge of theinter-stacking module substrate 118. - Referring now to
FIG. 3 , therein is shown a cross-sectional view of theinter-stacking module system 100, in a pre-heat for molding phase. The cross-sectional view shows thefirst substrate 102, the firstintegrated circuit 110, the secondintegrated circuit 112, theintegrated circuit spacer 114, in a non-warped position. Theinter-stacking module system 100 is in a pre-heat molding phase in preparation for encapsulating with thesecond molding compound 132 ofFIG. 1 . Thesecond molding compound 132 ofFIG. 1 holds thefirst substrate 102, the firstintegrated circuit 110, the secondintegrated circuit 112, theintegrated circuit spacer 114 and thebond wires 130 in place and mitigates warpage. - In the manufacturing process, much of the yield fall out occurs at the injection molding phase. The
bond wires 130 that have been stressed or cracked by the heat block wire bonding phase, ofFIG. 3 , usually separate from their connections under the force of injecting thesecond molding compound 132. The pre-heat molding phase is intended to relax the stresses imparted by other phases of manufacture. The temperature of the individual components will rapidly increase when thesecond molding compound 132 is injected around them. Without the pre-heat phase, the additional stress of rapidly elevating temperature would further damage and warp theinter-stacking module system 100. - Referring now to
FIG. 4 therein is shown a top view of theinter-stacking module system 100. The top view shows thefirst substrate 102, theinter-stacking module substrate 118, the inter-stackingmodule bonding pad 126, thebond wires 130 and afirst bond pad 402. A number of instances of thefirst bond pad 402 are aligned in a row, on thefirst substrate 102, parallel to a number of instances of the inter-stackingmodule bonding pad 126 aligned in a row, on theinter-stacking module substrate 118. Thebond wires 130 are separated by a predetermined distance that prevents them from contacting each other in the injection of thesecond molding compound 132. Thebond wires 130 form an arc, as shown inFIG. 3 . The intent of the arc is to allow the additional length of thebond wires 130 to move during the manufacturing processes without asserting undue pressure on thefirst bond pad 402 or the inter-stackingmodule bonding pad 126. - The placement of the inter-stacking
module bonding pad 126, at the edge of theinter-stacking module substrate 118, allows attachment of thebond wires 130 without having an elevated obstacle, such as solder mask, at the edge of theinter-stacking module substrate 118. The number of instances of the inter-stackingmodule bonding pad 126, aligned in a row, provides a single level attachment area for thebond wires 130. The removal of obstacles, such as solder mask, at the edge of theinter-stacking module substrate 118 enables the use of shorter lengths of thebond wires 130. The shorter lengths of thebond wires 130 can reduce manufacturing defects by removing the excess wire that could short together and ease manufacturing costs. - The placement of the
inter-stacking module substrate 118 relative to thefirst substrate 102 allows thebond wires 130 to maintain a predetermined wire length for the arc, but not an excessive amount. Excessive length of thebond wires 130 may lead to short circuits as the individual instances of thebond wires 130 can contact each other. The placement of the individual instances of the inter-stackingmodule bonding pad 126 are at a predetermined distance to assure thebond wires 130 do not contact each other. A similar situation exists on thefirst substrate 102. The individual instances of thefirst bond pad 402 are at a predetermined distance from each other to assure thebond wires 130 do not make contact. - The predetermined distance of the
first bond pad 402 on thefirst substrate 102 is spaced at a greater distance than the spacing of the inter-stackingmodule bonding pad 126 on theinter-stacking module substrate 118. The greater distance of the individual instances of thefirst bond pad 402 is required to assure the individual arcs of thebond wires 130 do not make contact with the injection of thesecond molding compound 132. Some care must be taken to assure that an angle formed between the individual instances of the inter-stackingmodule bonding pad 126 and the corresponding individual instance of thefirst bond pad 402 does not exceed a predetermined maximum angle that the wire bonding machine (not shown) can produce. If the angle exceeds the predetermined maximum angle, the manufacturing process can be slowed in order to reposition the device in the wire bonding machine (not shown). - Referring now to
FIG. 5 , therein is shown a flow chart of ainter-stacking module system 500 for theinter-stacking module system 100 in an embodiment of the present invention. Thesystem 500 includes providing mounting an integrated circuit on a first substrate, the first substrate having a first bond pad in ablock 502; mounting an inter-stacking module substrate over the integrated circuit in ablock 504; forming an inter-stacking module bonding pad on the inter-stacking module substrate in ablock 506; and connecting bond wires between the inter-stacking module bonding pad and the first bond pad in ablock 508. - In greater detail, a method to fabricate the
inter-stacking module system 100, according to an embodiment of the present invention, is performed as follows: -
- 1. Mounting a first
integrated circuit 110 on afirst substrate 102, the first substrate having afirst bond pad 402, wherein thefirst bond pad 402 is aligned in a row on thefirst substrate 102. (FIG. 1 ) - 2. Mounting an
inter-stacking module substrate 118 over the firstintegrated circuit 110. (FIG. 1 ) - 3. Forming an inter-stacking
module bonding pad 126 on theinter-stacking module substrate 118, wherein multiple instances of the inter-stackingmodule bonding pad 126 are aligned in a row parallel to multiple instances of thefirst bond pad 402, aligned in a row, on thefirst substrate 102. (FIG. 4 ) - 4.
Connecting bond wires 130 between the inter-stackingmodule bonding pad 126 and thefirst bond pad 402. (FIG. 4 )
- 1. Mounting a first
- It has been discovered that the present invention thus has numerous aspects.
- It has been discovered that the inter-stacking module system provides a low cost manufacturing solution by reducing the stress on bond wire connections during the manufacturing process, simplifying some manufacturing equipment design, alleviates the need for some stringent processes to lower cost processes, and eliminates other causes that may result in potential yield issues.
- An aspect is that the present invention reduces the stress on bond wire connections, by removing the solder mask material at the edge of the inter-stacking module substrate. This change utilizes existing manufacturing equipments and processes and represents an elegant solution to a vexing yield problem in the package in package product environment.
- Another aspect of the present invention is that the bond wires connecting the inter-stacking module substrate to the first substrate are shorter than they were in the past. This represents a cost savings over the millions of packages that are produced each year.
- Yet another important aspect of the present invention is that it valuably supports and services the historical trend of reducing costs, simplifying systems, and increasing performance.
- These and other valuable aspects of the present invention consequently further the state of the technology to at least the next level.
- Thus, it has been discovered that the inter-stacking module system method and apparatus of the present invention furnish important and heretofore unknown and unavailable solutions, capabilities, and functional aspects for wire bonding stacked modules in the package in package environment. The resulting processes and configurations are straightforward, cost-effective, uncomplicated, highly versatile and effective, can be implemented by adapting known technologies, and are thus readily suited for efficiently and economically manufacturing package in package devices.
- While the invention has been described in conjunction with a specific best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the aforegoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations which fall within the scope of the included claims. All matters hithertofore set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/330,930 US8410594B2 (en) | 2006-01-11 | 2006-01-11 | Inter-stacking module system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/330,930 US8410594B2 (en) | 2006-01-11 | 2006-01-11 | Inter-stacking module system |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070158858A1 true US20070158858A1 (en) | 2007-07-12 |
US8410594B2 US8410594B2 (en) | 2013-04-02 |
Family
ID=38232059
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/330,930 Active 2026-03-07 US8410594B2 (en) | 2006-01-11 | 2006-01-11 | Inter-stacking module system |
Country Status (1)
Country | Link |
---|---|
US (1) | US8410594B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090194867A1 (en) * | 2008-02-04 | 2009-08-06 | Myung Kil Lee | Integrated circuit package system with internal stacking module adhesive |
US20180233571A1 (en) * | 2017-02-15 | 2018-08-16 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20050074961A (en) * | 2002-10-08 | 2005-07-19 | 치팩, 인코포레이티드 | Semiconductor stacked multi-package module having inverted second package |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5347395A (en) * | 1991-08-06 | 1994-09-13 | Dornier Gmbh | Optical power limiting device |
US5956312A (en) * | 1996-08-27 | 1999-09-21 | Nec Corporation | Pickup apparatus and method for laser beams having different wavelengths |
US20020001135A1 (en) * | 2000-03-27 | 2002-01-03 | Berman Arthur L. | High efficiency prism assembly for image projection |
US20030058537A1 (en) * | 2001-06-13 | 2003-03-27 | Domroese Michael K. | Optical device for projection system |
US20040120041A1 (en) * | 2001-10-15 | 2004-06-24 | Silverstein Barry D. | Double sided wire grid polarizer |
US6916682B2 (en) * | 2001-11-08 | 2005-07-12 | Freescale Semiconductor, Inc. | Semiconductor package device for use with multiple integrated circuits in a stacked configuration and method of formation and testing |
US6933598B2 (en) * | 2002-10-08 | 2005-08-23 | Chippac, Inc. | Semiconductor stacked multi-package module having inverted second package and electrically shielded first package |
US6943450B2 (en) * | 2001-08-29 | 2005-09-13 | Micron Technology, Inc. | Packaged microelectronic devices and methods of forming same |
US6951982B2 (en) * | 2002-11-22 | 2005-10-04 | Micron Technology, Inc. | Packaged microelectronic component assemblies |
US6951774B2 (en) * | 2001-04-06 | 2005-10-04 | Renesas Technology Corp. | Semiconductor device and method of manufacturing the same |
US20060012018A1 (en) * | 2004-07-13 | 2006-01-19 | Chippac, Inc. | Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package |
US7071568B1 (en) * | 2003-11-10 | 2006-07-04 | Amkor Technology, Inc. | Stacked-die extension support structure and method thereof |
-
2006
- 2006-01-11 US US11/330,930 patent/US8410594B2/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5347395A (en) * | 1991-08-06 | 1994-09-13 | Dornier Gmbh | Optical power limiting device |
US5956312A (en) * | 1996-08-27 | 1999-09-21 | Nec Corporation | Pickup apparatus and method for laser beams having different wavelengths |
US20020001135A1 (en) * | 2000-03-27 | 2002-01-03 | Berman Arthur L. | High efficiency prism assembly for image projection |
US6951774B2 (en) * | 2001-04-06 | 2005-10-04 | Renesas Technology Corp. | Semiconductor device and method of manufacturing the same |
US20030058537A1 (en) * | 2001-06-13 | 2003-03-27 | Domroese Michael K. | Optical device for projection system |
US6943450B2 (en) * | 2001-08-29 | 2005-09-13 | Micron Technology, Inc. | Packaged microelectronic devices and methods of forming same |
US20040120041A1 (en) * | 2001-10-15 | 2004-06-24 | Silverstein Barry D. | Double sided wire grid polarizer |
US6916682B2 (en) * | 2001-11-08 | 2005-07-12 | Freescale Semiconductor, Inc. | Semiconductor package device for use with multiple integrated circuits in a stacked configuration and method of formation and testing |
US6933598B2 (en) * | 2002-10-08 | 2005-08-23 | Chippac, Inc. | Semiconductor stacked multi-package module having inverted second package and electrically shielded first package |
US6951982B2 (en) * | 2002-11-22 | 2005-10-04 | Micron Technology, Inc. | Packaged microelectronic component assemblies |
US7071568B1 (en) * | 2003-11-10 | 2006-07-04 | Amkor Technology, Inc. | Stacked-die extension support structure and method thereof |
US20060012018A1 (en) * | 2004-07-13 | 2006-01-19 | Chippac, Inc. | Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090194867A1 (en) * | 2008-02-04 | 2009-08-06 | Myung Kil Lee | Integrated circuit package system with internal stacking module adhesive |
US8026582B2 (en) * | 2008-02-04 | 2011-09-27 | Stats Chippac Ltd. | Integrated circuit package system with internal stacking module adhesive |
US20180233571A1 (en) * | 2017-02-15 | 2018-08-16 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US10115798B2 (en) * | 2017-02-15 | 2018-10-30 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
US8410594B2 (en) | 2013-04-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8004093B2 (en) | Integrated circuit package stacking system | |
US8704349B2 (en) | Integrated circuit package system with exposed interconnects | |
US8211746B2 (en) | Integrated circuit packaging system with lead frame and method of manufacture thereof | |
US8049322B2 (en) | Integrated circuit package-in-package system and method for making thereof | |
US7420269B2 (en) | Stacked integrated circuit package-in-package system | |
US6897552B2 (en) | Semiconductor device wherein chips are stacked to have a fine pitch structure | |
US8076770B2 (en) | Semiconductor device including a first land on the wiring substrate and a second land on the sealing portion | |
US7326592B2 (en) | Stacked die package | |
US7977579B2 (en) | Multiple flip-chip integrated circuit package system | |
US7884460B2 (en) | Integrated circuit packaging system with carrier and method of manufacture thereof | |
KR101746731B1 (en) | Integrated circuit packaging stacking system with redistribution and method of manufacture thereof | |
US20070170572A1 (en) | Multichip stack structure | |
US20070001296A1 (en) | Bump for overhang device | |
US20070290319A1 (en) | Nested integrated circuit package on package system | |
US20090317947A1 (en) | Semiconductor package with heat sink, stack package using the same and manufacturing method thereof | |
US7666716B2 (en) | Fabrication method of semiconductor package | |
US20070241453A1 (en) | Stacked integrated circuit package-in-package system | |
US7629677B2 (en) | Semiconductor package with inner leads exposed from an encapsulant | |
US7741726B2 (en) | Integrated circuit underfill package system | |
US20020197769A1 (en) | Semiconductor package with semiconductor chips stacked therein and method of making the package | |
US7285847B2 (en) | Chip stack package, connecting board, and method of connecting chips | |
US8080885B2 (en) | Integrated circuit packaging system with multi level contact and method of manufacture thereof | |
US8410594B2 (en) | Inter-stacking module system | |
US8956914B2 (en) | Integrated circuit package system with overhang die | |
KR20030059459A (en) | Chip stack package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: STATS CHIPPAC LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HWANG, KWANG SOON;KIM, YOUNGCHEOL;LEE, HUN TEAK;AND OTHERS;REEL/FRAME:017279/0840 Effective date: 20060104 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT, HONG KONG Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748 Effective date: 20150806 Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748 Effective date: 20150806 |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: STATS CHIPPAC PTE. LTE., SINGAPORE Free format text: CHANGE OF NAME;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:038378/0244 Effective date: 20160329 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD., SINGAPORE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT;REEL/FRAME:052850/0237 Effective date: 20190503 Owner name: STATS CHIPPAC, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT;REEL/FRAME:052850/0237 Effective date: 20190503 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: STATS CHIPPAC PTE. LTD., SINGAPORE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON THE COVER SHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 038378 FRAME 0244. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:065239/0786 Effective date: 20160329 |